{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T14:18:45Z","timestamp":1772893125045,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":64,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,3,9]],"date-time":"2020-03-09T00:00:00Z","timestamp":1583712000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CAREER-1452994, SHF-1814969, E2CDA-1640012"],"award-info":[{"award-number":["CAREER-1452994, SHF-1814969, E2CDA-1640012"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,3,9]]},"DOI":"10.1145\/3373376.3378454","type":"proceedings-article","created":{"date-parts":[[2020,3,13]],"date-time":"2020-03-13T22:37:01Z","timestamp":1584139021000},"page":"1247-1262","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":28,"title":["Chronos: Efficient Speculative Parallelism for Accelerators"],"prefix":"10.1145","author":[{"given":"Maleen","family":"Abeydeera","sequence":"first","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}]},{"given":"Daniel","family":"Sanchez","sequence":"additional","affiliation":[{"name":"Massachusetts Institute of Technology, Cambridge, MA, USA"}]}],"member":"320","published-online":{"date-parts":[[2020,3,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.41"},{"key":"e_1_3_2_1_2_1","volume-title":"Proc. of the 4th ACM Symp. on Parallelism in Algorithms and Architectures (SPAA).","author":"Richard"},{"key":"e_1_3_2_1_3_1","unstructured":"AWS FPGA Hardware and Software Development Kit. 2017. https:\/\/github.com\/aws\/aws-fpga.  AWS FPGA Hardware and Software Development Kit. 2017. https:\/\/github.com\/aws\/aws-fpga."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.2000.832227"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.21236\/ADA270524"},{"key":"e_1_3_2_1_6_1","volume-title":"Proc. of the 34th annual Intl. Symp. on Computer Architecture (ISCA-34)","author":"Bobba Jayaram"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/PADS.2000.847144"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950372"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346189"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/358598.358613"},{"key":"e_1_3_2_1_11_1","volume-title":"Proc. of the 51st annual IEEE\/ACM intl. symp. on Microarchitecture (MICRO-51)","author":"Chen Tao"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847339"},{"key":"e_1_3_2_1_15_1","unstructured":"C. Demetrescu A. Goldberg and D. Johnson. 2006. 9th DIMACS Implementation Challenge: Shortest Paths. http:\/\/www.dis.uniroma1.it\/ challenge9  C. Demetrescu A. Goldberg and D. Johnson. 2006. 9th DIMACS Implementation Challenge: Shortest Paths. http:\/\/www.dis.uniroma1.it\/ challenge9"},{"key":"e_1_3_2_1_16_1","volume-title":"Proc. of the ACM SIGPLAN Conf. on Programming Language Design and Implementation (PLDI).","author":"Frigo Matteo"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.123382"},{"key":"e_1_3_2_1_18_1","volume-title":"Proc. of the 46th annual IEEE\/ACM intl. symp. on Microarchitecture (MICRO-46)","author":"Wilson W."},{"key":"e_1_3_2_1_19_1","volume-title":"Proc. of the 44th annual IEEE\/ACM intl. symp. on Microarchitecture (MICRO-44)","author":"Fung Wilson W. L."},{"key":"e_1_3_2_1_20_1","volume-title":"Proc. of the 22nd symp. on Computer Architecture and High Performance Computing (SBAC-PAD 22)","author":"Gaona-Ramirez Epifanio"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822797"},{"key":"e_1_3_2_1_22_1","volume-title":"Openstreetmap: User-generated street maps","author":"Haklay Mordechai","year":"2008"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783759"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.21236\/ADA419653"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"e_1_3_2_1_26_1","volume-title":"Transactional memory. Synthesis Lectures on Computer Architecture","author":"Harris Tim","year":"2010"},{"key":"e_1_3_2_1_27_1","volume-title":"Proc. of the 26th ACM Symp. on Parallelism in Algorithms and Architectures (SPAA).","author":"Hasenplaugh William"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1941553.1941557"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_30_1","volume-title":"Proc. of the 18th intl. conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XVIII).","author":"Raza Jafri Syed Ali"},{"key":"e_1_3_2_1_31_1","volume-title":"Proceedings of the Eleventh ACM Symposium on Operating Systems Principles.","author":"Jefferson D."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3916.3988"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195644"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830777"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00026"},{"key":"e_1_3_2_1_36_1","volume-title":"Plassmann","author":"Jones Mark T.","year":"1993"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"e_1_3_2_1_39_1","unstructured":"Jure Leskovec and Andrej Krevl. 2014. SNAP datasets: Stanford large network dataset collection. http:\/\/snap.stanford.edu\/data.  Jure Leskovec and Andrej Krevl. 2014. SNAP datasets: Stanford large network dataset collection. http:\/\/snap.stanford.edu\/data."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080228"},{"key":"e_1_3_2_1_41_1","volume-title":"Parameterizable Content-Addressable Memory. Xilinx Application Note","author":"Locke Kyle","year":"2011"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021743"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00028"},{"key":"e_1_3_2_1_44_1","volume-title":"Proc. of the 6th Annual European Symposium on Algorithms (ESA).","author":"Meyer Ulrich","year":"1998"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145733"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364558"},{"key":"e_1_3_2_1_48_1","volume-title":"Stream-Dataflow Acceleration. In Proc. of the 44th annual Intl. Symp. on Computer Architecture (ISCA-44)","author":"Nowatzki Tony","year":"2017"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.24"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993501"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3064911.3064930"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605399"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088178"},{"key":"e_1_3_2_1_54_1","volume-title":"Proc. of the 48th annual IEEE\/ACM intl. symp. on Microarchitecture (MICRO-48)","author":"Sinclair Matthew D."},{"key":"e_1_3_2_1_55_1","volume-title":"Proc. of the 22nd annual Intl. Symp. on Computer Architecture (ISCA-22)","author":"Sohi Gurindar S."},{"key":"e_1_3_2_1_56_1","unstructured":"SpinalHDL. 2018. A FPGA friendly 32 bit RISC-V CPU implementation. https:\/\/github.com\/SpinalHDL\/VexRiscv.  SpinalHDL. 2018. A FPGA friendly 32 bit RISC-V CPU implementation. https:\/\/github.com\/SpinalHDL\/VexRiscv."},{"key":"e_1_3_2_1_57_1","volume-title":"Proc. of the 27th annual Intl. Symp. on Computer Architecture (ISCA-27)","author":"Steffan J. Gregory"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080218"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837390"},{"key":"e_1_3_2_1_61_1","volume-title":"RAMP: Research accelerator for multiple processors","author":"Wawrzynek John","year":"2007"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216936"},{"key":"e_1_3_2_1_63_1","volume-title":"Proc. of the Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM).","author":"Yang H. J."},{"key":"e_1_3_2_1_64_1","volume-title":"Proc. of the 13th IEEE intl. symp. on High Performance Computer Architecture (HPCA-13)","author":"Yen Luke"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650556"}],"event":{"name":"ASPLOS '20: Architectural Support for Programming Languages and Operating Systems","location":"Lausanne Switzerland","acronym":"ASPLOS '20","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373376.3378454","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373376.3378454","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373376.3378454","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:32:59Z","timestamp":1750199579000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373376.3378454"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,9]]},"references-count":64,"alternative-id":["10.1145\/3373376.3378454","10.1145\/3373376"],"URL":"https:\/\/doi.org\/10.1145\/3373376.3378454","relation":{},"subject":[],"published":{"date-parts":[[2020,3,9]]},"assertion":[{"value":"2020-03-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}