{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T08:32:34Z","timestamp":1777105954327,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":58,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,3,9]],"date-time":"2020-03-09T00:00:00Z","timestamp":1583712000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Schweizerischer Nationalfonds zur F\u00f6rderung der Wissenschaftlichen Forschung","award":["IZHRZ0 180625"],"award-info":[{"award-number":["IZHRZ0 180625"]}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1823222, CCF-1453112"],"award-info":[{"award-number":["CNS-1823222, CCF-1453112"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"DARPA","award":["FA8650-18-2-7846, FA8650-18-2-7852, FA8650-18-2-7862"],"award-info":[{"award-number":["FA8650-18-2-7846, FA8650-18-2-7852, FA8650-18-2-7862"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,3,9]]},"DOI":"10.1145\/3373376.3378479","type":"proceedings-article","created":{"date-parts":[[2020,3,13]],"date-time":"2020-03-13T22:37:01Z","timestamp":1584139021000},"page":"699-714","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":28,"title":["BYOC"],"prefix":"10.1145","author":[{"given":"Jonathan","family":"Balkind","sequence":"first","affiliation":[{"name":"Princeton University, Princeton, NJ, USA"}]},{"given":"Katie","family":"Lim","sequence":"additional","affiliation":[{"name":"University of Washington, Seattle, WA, USA"}]},{"given":"Michael","family":"Schaffner","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}]},{"given":"Fei","family":"Gao","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ, USA"}]},{"given":"Grigory","family":"Chirkov","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ, USA"}]},{"given":"Ang","family":"Li","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ, USA"}]},{"given":"Alexey","family":"Lavrov","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ, USA"}]},{"given":"Tri M.","family":"Nguyen","sequence":"additional","affiliation":[{"name":"Harvard Medical School, Cambridge, MA, USA"}]},{"given":"Yaosheng","family":"Fu","sequence":"additional","affiliation":[{"name":"NVIDIA, Santa Clara, CA, USA"}]},{"given":"Florian","family":"Zaruba","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}]},{"given":"Kunal","family":"Gulati","sequence":"additional","affiliation":[{"name":"BITS Pilani, Hyderabad, India"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich & Universit\u00e0 di Bologna, Z\u00fcrich, Switzerland"}]},{"given":"David","family":"Wentzlaff","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ, USA"}]}],"member":"320","published-online":{"date-parts":[[2020,3,13]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"https:\/\/github.com\/black-parrot","year":"2020","unstructured":"BlackParrot. https:\/\/github.com\/black-parrot , 2020 . BlackParrot. https:\/\/github.com\/black-parrot, 2020."},{"key":"e_1_3_2_1_2_1","volume-title":"https:\/\/github.com\/SpinalHDL\/VexRiscv","year":"2020","unstructured":"VexRiscv. https:\/\/github.com\/SpinalHDL\/VexRiscv , 2020 . VexRiscv. https:\/\/github.com\/SpinalHDL\/VexRiscv, 2020."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00031"},{"key":"e_1_3_2_1_4_1","unstructured":"Arm. AMBA AXI and ACE protocol specification. https:\/\/static.docs.arm.com\/ihi0022\/g\/IHI0022G_amba_axi_protocol_spec.pdf. Accessed: 2019-08--15.  Arm. AMBA AXI and ACE protocol specification. https:\/\/static.docs.arm.com\/ihi0022\/g\/IHI0022G_amba_axi_protocol_spec.pdf. Accessed: 2019-08--15."},{"key":"e_1_3_2_1_5_1","unstructured":"ARM. ARM Technologies: big.LITTLE.  ARM. ARM Technologies: big.LITTLE."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2764908"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872414"},{"key":"e_1_3_2_1_8_1","unstructured":"Jonathan Balkind Michael Schaffner Katie Lim Florian Zaruba Fei Gao Jinzheng Tu David Wentzlaff and Luca Benini. OpenPiton  Jonathan Balkind Michael Schaffner Katie Lim Florian Zaruba Fei Gao Jinzheng Tu David Wentzlaff and Luca Benini. OpenPiton"},{"key":"e_1_3_2_1_9_1","volume-title":"Third Workshop on Computer Architecture Research with RISC-V, CARRV '19","author":"Ariane","year":"2019","unstructured":"Ariane : The first open-source, SMP Linux-booting RISC-V system scaling from one to many cores . In Third Workshop on Computer Architecture Research with RISC-V, CARRV '19 , 2019 . Ariane: The first open-source, SMP Linux-booting RISC-V system scaling from one to many cores. In Third Workshop on Computer Architecture Research with RISC-V, CARRV '19, 2019."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/948109.948147"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818613.2818747"},{"key":"e_1_3_2_1_13_1","volume-title":"Computer Laboratory","author":"Bradbury Alex","year":"2014","unstructured":"Alex Bradbury , Gavin Ferris , and Robert Mullins . Tagged memory and minion cores in the lowRISC SoC. Technical report , Computer Laboratory , University of Cambridge , Dec 2014 . Alex Bradbury, Gavin Ferris, and Robert Mullins. Tagged memory and minion cores in the lowRISC SoC. Technical report, Computer Laboratory, University of Cambridge, Dec 2014."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482096"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2016.7936237"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Scott Davidson Shaolin Xie Chris Torng Khalid Al-Hawaj Austin Rovinski Tutu Ajayi Luis Vega Chun Zhao Ritchie Zhao Steve Dai Aporva Amarnath Bandhav Veluri Paul Gao Anuj Rao Gai Liu Rajesh K. Gupta Zhiru Zhang Ronald Dreslinski Christopher Batten and Michael Bedford Taylor. The Celerity Open-Source 511-core RISC-V Tiered Accelerator Fabric. Micro IEEE Mar\/Apr. 2018.  Scott Davidson Shaolin Xie Chris Torng Khalid Al-Hawaj Austin Rovinski Tutu Ajayi Luis Vega Chun Zhao Ritchie Zhao Steve Dai Aporva Amarnath Bandhav Veluri Paul Gao Anuj Rao Gai Liu Rajesh K. Gupta Zhiru Zhang Ronald Dreslinski Christopher Batten and Michael Bedford Taylor. The Celerity Open-Source 511-core RISC-V Tiered Accelerator Fabric. Micro IEEE Mar\/Apr. 2018.","DOI":"10.1109\/MM.2018.022071133"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151004"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830832"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/3306619.3306620"},{"key":"e_1_3_2_1_20_1","volume-title":"Hill and Vijay Janapa Reddi. Accelerator-level parallelism. CoRR, abs\/1907.02064","author":"Mark","year":"2019","unstructured":"Mark D. Hill and Vijay Janapa Reddi. Accelerator-level parallelism. CoRR, abs\/1907.02064 , 2019 . Mark D. Hill and Vijay Janapa Reddi. Accelerator-level parallelism. CoRR, abs\/1907.02064, 2019."},{"key":"e_1_3_2_1_21_1","unstructured":"Texas Instruments. OMAP4470 multimedia device: Technical reference manual. http:\/\/www.ti.com\/lit\/ug\/swpu270t\/swpu270t.pdf 2014. Accessed: 2019-08--15.  Texas Instruments. OMAP4470 multimedia device: Technical reference manual. http:\/\/www.ti.com\/lit\/ug\/swpu270t\/swpu270t.pdf 2014. Accessed: 2019-08--15."},{"key":"e_1_3_2_1_22_1","volume-title":"Workshop on Open-Source EDA Technology, WOSET","author":"Jiang Shunning","year":"2018","unstructured":"Shunning Jiang , Torng Christopher , and Christopher Batten . PyMTL : A unified framework for vertically integrated computer architecture research . In Workshop on Open-Source EDA Technology, WOSET , 2018 . Shunning Jiang, Torng Christopher, and Christopher Batten. PyMTL: A unified framework for vertically integrated computer architecture research. In Workshop on Open-Source EDA Technology, WOSET, 2018."},{"key":"e_1_3_2_1_23_1","first-page":"81","volume-title":"Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 36","author":"Kumar Rakesh","unstructured":"Rakesh Kumar , Keith I. Farkas , Norman P. Jouppi , Parthasarathy Ranganathan , and Dean M. Tullsen . Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction . In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 36 , pages 81 --, Washington, DC, USA, 2003. IEEE Computer Society. Rakesh Kumar, Keith I. Farkas, Norman P. Jouppi, Parthasarathy Ranganathan, and Dean M. Tullsen. Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction. In Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 36, pages 81--, Washington, DC, USA, 2003. IEEE Computer Society."},{"key":"e_1_3_2_1_24_1","first-page":"64","volume-title":"Proceedings of the 31st Annual International Symposium on Computer Architecture, ISCA '04","author":"Kumar Rakesh","unstructured":"Rakesh Kumar , Dean M. Tullsen , Parthasarathy Ranganathan , Norman P. Jouppi , and Keith I. Farkas . Single-ISA heterogeneous multi-core architectures for multithreaded workload performance . In Proceedings of the 31st Annual International Symposium on Computer Architecture, ISCA '04 , pages 64 --, Washington, DC, USA, 2004. IEEE Computer Society. Rakesh Kumar, Dean M. Tullsen, Parthasarathy Ranganathan, Norman P. Jouppi, and Keith I. Farkas. Single-ISA heterogeneous multi-core architectures for multithreaded workload performance. In Proceedings of the 31st Annual International Symposium on Computer Architecture, ISCA '04, pages 64--, Washington, DC, USA, 2004. IEEE Computer Society."},{"key":"e_1_3_2_1_25_1","first-page":"1","volume-title":"Proceedings of the 2Nd Workshop on AutotuniNg and aDaptivity AppRoaches for Energy Efficient HPC Systems, ANDARE '18","author":"Kurth Andreas","year":"2018","unstructured":"Andreas Kurth , Alessandro Capotondi , Pirmin Vogel , Luca Benini , and Andrea Marongiu . HERO : An open-source research platform for HW\/SW exploration of heterogeneous manycore systems . In Proceedings of the 2Nd Workshop on AutotuniNg and aDaptivity AppRoaches for Energy Efficient HPC Systems, ANDARE '18 , pages 5: 1 -- 5 :6, New York, NY, USA , 2018 . ACM. Andreas Kurth, Alessandro Capotondi, Pirmin Vogel, Luca Benini, and Andrea Marongiu. HERO: An open-source research platform for HW\/SW exploration of heterogeneous manycore systems. In Proceedings of the 2Nd Workshop on AutotuniNg and aDaptivity AppRoaches for Energy Efficient HPC Systems, ANDARE '18, pages 5:1--5:6, New York, NY, USA, 2018. ACM."},{"key":"e_1_3_2_1_26_1","volume-title":"Heterogeneous system architecture: A technical review. AMD Fusion Developer Summit, page 21","author":"Kyriazis George","year":"2012","unstructured":"George Kyriazis . Heterogeneous system architecture: A technical review. AMD Fusion Developer Summit, page 21 , 2012 . George Kyriazis. Heterogeneous system architecture: A technical review. AMD Fusion Developer Summit, page 21, 2012."},{"key":"e_1_3_2_1_27_1","first-page":"237","volume-title":"Villa-Vargas. Lagarto I RISC-V multi-core: Research challenges to build and integrate a network-on-chip","author":"Leyva-Santes Neiel I.","year":"2019","unstructured":"Neiel I. Leyva-Santes , Ivan P\u00e9rez , C\u00e9sar A. Hern\u00e1ndez-Calder\u00f3n , Enrique Vallejo , Miquel Moret\u00f3 , Ram\u00f3n Beivide , Marco A. Ram\u00edrez-Salinas , and Luis A . Villa-Vargas. Lagarto I RISC-V multi-core: Research challenges to build and integrate a network-on-chip . In Mois\u00e9s Torres and Jaime Klapp, editors, Supercomputing, pages 237 -- 248 , Cham, 2019 . Springer International Publishing . Neiel I. Leyva-Santes, Ivan P\u00e9rez, C\u00e9sar A. Hern\u00e1ndez-Calder\u00f3n, Enrique Vallejo, Miquel Moret\u00f3, Ram\u00f3n Beivide, Marco A. Ram\u00edrez-Salinas, and Luis A. Villa-Vargas. Lagarto I RISC-V multi-core: Research challenges to build and integrate a network-on-chip. In Mois\u00e9s Torres and Jaime Klapp, editors, Supercomputing, pages 237--248, Cham, 2019. Springer International Publishing."},{"key":"e_1_3_2_1_28_1","volume-title":"JuxtaPiton: Enabling heterogeneous-ISA research with RISC-V and SPARC FPGA soft-cores. CoRR, abs\/1811.08091","author":"Lim Katie","year":"2018","unstructured":"Katie Lim , Jonathan Balkind , and David Wentzlaff . JuxtaPiton: Enabling heterogeneous-ISA research with RISC-V and SPARC FPGA soft-cores. CoRR, abs\/1811.08091 , 2018 . Katie Lim, Jonathan Balkind, and David Wentzlaff. JuxtaPiton: Enabling heterogeneous-ISA research with RISC-V and SPARC FPGA soft-cores. CoRR, abs\/1811.08091, 2018."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293958"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2699676"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.50"},{"key":"e_1_3_2_1_32_1","volume-title":"2016 Workshop on Multicore and Rack-Scale systems","author":"Lyerly Robert","year":"2016","unstructured":"Robert Lyerly , Antonio Barbalace , Christopher Jelesnianski , Vincent Legout , Anthony Carno , and Binoy Ravindran . Operating system process and thread migration in heterogeneous platforms . In 2016 Workshop on Multicore and Rack-Scale systems , Apr 2016 . Robert Lyerly, Antonio Barbalace, Christopher Jelesnianski, Vincent Legout, Anthony Carno, and Binoy Ravindran. Operating system process and thread migration in heterogeneous platforms. In 2016 Workshop on Multicore and Rack-Scale systems, Apr 2016."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2968455.2968509"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897984"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00070"},{"key":"e_1_3_2_1_36_1","volume-title":"OpenSPARC T1 Microarchitecture Specification","author":"Microsystems Sun","year":"2006","unstructured":"Sun Microsystems . OpenSPARC T1 Microarchitecture Specification . Santa Clara, CA , 2006 . Sun Microsystems. OpenSPARC T1 Microarchitecture Specification . Santa Clara, CA, 2006."},{"key":"e_1_3_2_1_37_1","volume-title":"OpenSPARC T2 Core Microarchitecture Specification","author":"Microsystems Sun","year":"2007","unstructured":"Sun Microsystems . OpenSPARC T2 Core Microarchitecture Specification . Santa Clara, CA , 2007 . Sun Microsystems. OpenSPARC T2 Core Microarchitecture Specification . Santa Clara, CA, 2007."},{"key":"e_1_3_2_1_38_1","volume-title":"1st Workshop on Architectural and Microarchitectural Support for Binary Translation","author":"Mihocka Darek","year":"2008","unstructured":"Darek Mihocka and Stanislav Shwartsman . Virtualization without direct execution - designing a portable VM . In 1st Workshop on Architectural and Microarchitectural Support for Binary Translation , June 2008 . Darek Mihocka and Stanislav Shwartsman. Virtualization without direct execution - designing a portable VM. In 1st Workshop on Architectural and Microarchitectural Support for Binary Translation, June 2008."},{"key":"e_1_3_2_1_39_1","volume-title":"Cramming more components onto integrated circuits","author":"Moore Gordon E","year":"1965","unstructured":"Gordon E Moore Cramming more components onto integrated circuits , 1965 . Gordon E Moore et al. Cramming more components onto integrated circuits, 1965."},{"key":"e_1_3_2_1_40_1","unstructured":"NVIDIA. NVIDIA Deep Learning Accelerator. http:\/\/nvdla.org 2018. Accessed: 2019-07--30.  NVIDIA. NVIDIA Deep Learning Accelerator. http:\/\/nvdla.org 2018. Accessed: 2019-07--30."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037715"},{"key":"e_1_3_2_1_42_1","unstructured":"Oracle. OpenSPARC T1. http:\/\/www.oracle.com\/technetwork\/systems\/opensparc\/opensparc-t1-page-1444609.html.  Oracle. OpenSPARC T1. http:\/\/www.oracle.com\/technetwork\/systems\/opensparc\/opensparc-t1-page-1444609.html."},{"key":"e_1_3_2_1_43_1","unstructured":"OpenCores Organization. Wishbone B4 - WISHBONE system-on-chip (SoC) interconnection architecture for portable IP cores. https:\/\/cdn.opencores.org\/downloads\/wbspec_b4.pdf. Accessed: 2019-08--15.  OpenCores Organization. Wishbone B4 - WISHBONE system-on-chip (SoC) interconnection architecture for portable IP cores. https:\/\/cdn.opencores.org\/downloads\/wbspec_b4.pdf. Accessed: 2019-08--15."},{"key":"e_1_3_2_1_44_1","unstructured":"OpenCores Organization. WISHBONE system-on-chip (SoC) interconnection architecture for portable IP cores. https:\/\/cdn.opencores.org\/downloads\/wbspec_b3.pdf. Accessed: 2019-08--15.  OpenCores Organization. WISHBONE system-on-chip (SoC) interconnection architecture for portable IP cores. https:\/\/cdn.opencores.org\/downloads\/wbspec_b3.pdf. Accessed: 2019-08--15."},{"key":"e_1_3_2_1_45_1","volume-title":"ao486. https:\/\/github.com\/alfikpl\/ao486","author":"Osman Aleksander","year":"2014","unstructured":"Aleksander Osman . ao486. https:\/\/github.com\/alfikpl\/ao486 , 2014 . Accessed : 2019-07--30. Aleksander Osman. ao486. https:\/\/github.com\/alfikpl\/ao486, 2014. Accessed: 2019-07--30."},{"key":"e_1_3_2_1_46_1","volume-title":"OpenPiton Research Platform. https:\/\/github.com\/PrincetonUniversity\/openpiton","author":"Princeton University","year":"2019","unstructured":"Princeton University . OpenPiton Research Platform. https:\/\/github.com\/PrincetonUniversity\/openpiton , 2019 . Princeton University. OpenPiton Research Platform. https:\/\/github.com\/PrincetonUniversity\/openpiton, 2019."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3303084.3309492"},{"key":"e_1_3_2_1_48_1","volume-title":"RISC-V External Debug Support Version 0.13 - DRAFT. https:\/\/github.com\/riscv\/riscv-debug-spec\/releases\/download\/task_group_vote\/riscv-debug-draft.pdf","author":"Foundation RISC-V","year":"2018","unstructured":"RISC-V Foundation . RISC-V External Debug Support Version 0.13 - DRAFT. https:\/\/github.com\/riscv\/riscv-debug-spec\/releases\/download\/task_group_vote\/riscv-debug-draft.pdf , 2018 . RISC-V Foundation. RISC-V External Debug Support Version 0.13 - DRAFT. https:\/\/github.com\/riscv\/riscv-debug-spec\/releases\/download\/task_group_vote\/riscv-debug-draft.pdf, 2018."},{"key":"e_1_3_2_1_49_1","unstructured":"Sophia Shao and Emma Wang. Die photo analysis. http:\/\/vlsiarch.eecs.harvard.edu\/research\/accelerators\/die-photo-analysis\/. Accessed: 2019-08--15.  Sophia Shao and Emma Wang. Die photo analysis. http:\/\/vlsiarch.eecs.harvard.edu\/research\/accelerators\/die-photo-analysis\/. Accessed: 2019-08--15."},{"key":"e_1_3_2_1_50_1","unstructured":"SiFive Inc. SiFive TileLink specification. https:\/\/www.sifive.com\/documentation\/tilelink\/tilelink-spec\/. Accessed: 2019-08--15.  SiFive Inc. SiFive TileLink specification. https:\/\/www.sifive.com\/documentation\/tilelink\/tilelink-spec\/. Accessed: 2019-08--15."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951732"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3199848"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00026"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872408"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853218"},{"key":"e_1_3_2_1_56_1","unstructured":"Clifford Wolf. PicoRV32. https:\/\/github.com\/cliffordwolf\/picorv32. Accessed: 2019-08-04.  Clifford Wolf. PicoRV32. https:\/\/github.com\/cliffordwolf\/picorv32. Accessed: 2019-08-04."},{"key":"e_1_3_2_1_57_1","volume-title":"https:\/\/github.com\/Xilinx\/libsystemctlm-soc","author":"C.","year":"2019","unstructured":"Xilinx. LibSystemCTLM-So C. https:\/\/github.com\/Xilinx\/libsystemctlm-soc , 2019 . Accessed : 2019-07--30. Xilinx. LibSystemCTLM-SoC. https:\/\/github.com\/Xilinx\/libsystemctlm-soc, 2019. Accessed: 2019-07--30."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.53"}],"event":{"name":"ASPLOS '20: Architectural Support for Programming Languages and Operating Systems","location":"Lausanne Switzerland","acronym":"ASPLOS '20","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373376.3378479","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3373376.3378479","content-type":"text\/html","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373376.3378479","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373376.3378479","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:32:59Z","timestamp":1750199579000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373376.3378479"}},"subtitle":["A \"Bring Your Own Core\" Framework for Heterogeneous-ISA Research"],"short-title":[],"issued":{"date-parts":[[2020,3,9]]},"references-count":58,"alternative-id":["10.1145\/3373376.3378479","10.1145\/3373376"],"URL":"https:\/\/doi.org\/10.1145\/3373376.3378479","relation":{},"subject":[],"published":{"date-parts":[[2020,3,9]]},"assertion":[{"value":"2020-03-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}