{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T14:46:44Z","timestamp":1776955604787,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":89,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,3,9]],"date-time":"2020-03-09T00:00:00Z","timestamp":1583712000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Key Research & Development Program of China","award":["2016YFB1000502"],"award-info":[{"award-number":["2016YFB1000502"]}]},{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2018-JU-2775"],"award-info":[{"award-number":["2018-JU-2775"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,3,9]]},"DOI":"10.1145\/3373376.3378482","type":"proceedings-article","created":{"date-parts":[[2020,3,13]],"date-time":"2020-03-13T22:37:01Z","timestamp":1584139021000},"page":"827-844","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":54,"title":["A Hypervisor for Shared-Memory FPGA Platforms"],"prefix":"10.1145","author":[{"given":"Jiacheng","family":"Ma","sequence":"first","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]},{"given":"Gefei","family":"Zuo","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]},{"given":"Kevin","family":"Loughlin","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]},{"given":"Xiaohe","family":"Cheng","sequence":"additional","affiliation":[{"name":"Hong Kong University of Science and Technology, Hong Kong, China"}]},{"given":"Yanqiang","family":"Liu","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Abel Mulugeta","family":"Eneyew","sequence":"additional","affiliation":[{"name":"Addis Ababa Institute of Technology, Addis Ababa, Ethiopia"}]},{"given":"Zhengwei","family":"Qi","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Baris","family":"Kasikci","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]}],"member":"320","published-online":{"date-parts":[[2020,3,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n.d.]. GP100 Pascal Whitepaper. https:\/\/images.nvidia.com\/content\/ pdf\/tesla\/whitepaper\/pascal-architecture-whitepaper.pdf.  [n.d.]. GP100 Pascal Whitepaper. https:\/\/images.nvidia.com\/content\/ pdf\/tesla\/whitepaper\/pascal-architecture-whitepaper.pdf."},{"key":"e_1_3_2_1_2_1","unstructured":"[n.d.]. Hugetlbfs Reservation. https:\/\/www.kernel.org\/doc\/html\/v4. 18\/vm\/hugetlbfs_reserv.html.  [n.d.]. Hugetlbfs Reservation. https:\/\/www.kernel.org\/doc\/html\/v4. 18\/vm\/hugetlbfs_reserv.html."},{"key":"e_1_3_2_1_3_1","unstructured":"[n.d.]. Open-Source FPGA Bitcoin Miner. https:\/\/github.com\/progran ism\/Open-Source-FPGA-Bitcoin-Miner.  [n.d.]. Open-Source FPGA Bitcoin Miner. https:\/\/github.com\/progran ism\/Open-Source-FPGA-Bitcoin-Miner."},{"key":"e_1_3_2_1_4_1","unstructured":"[n.d.]. Transparent huge pages in 2.6.38. https:\/\/lwn.net\/Articles \/423584\/.  [n.d.]. Transparent huge pages in 2.6.38. https:\/\/lwn.net\/Articles \/423584\/."},{"key":"e_1_3_2_1_5_1","unstructured":"[n.d.]. Transparent Hugepage Support. https:\/\/www.kernel.org\/doc\/D ocumentation\/vm\/transhuge.txt.  [n.d.]. Transparent Hugepage Support. https:\/\/www.kernel.org\/doc\/D ocumentation\/vm\/transhuge.txt."},{"key":"e_1_3_2_1_6_1","unstructured":"Amazon. [n.d.]. Amazon EC2 F1 Instances - Run Customizable FPGAs in the AWS Cloud. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1.  Amazon. [n.d.]. Amazon EC2 F1 Instances - Run Customizable FPGAs in the AWS Cloud. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1."},{"key":"e_1_3_2_1_7_1","unstructured":"Amazon. [n.d.]. Official repository of the AWS EC2 FPGA Hardware and Software Development Kit. https:\/\/github.com\/aws\/aws-fpga.  Amazon. [n.d.]. Official repository of the AWS EC2 FPGA Hardware and Software Development Kit. https:\/\/github.com\/aws\/aws-fpga."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2661582"},{"key":"e_1_3_2_1_9_1","unstructured":"Systems Group at ETH Zurich. [n.d.]. Enzian is a research computer built by the Systems Group at ETH Zurich. http:\/\/www.enzian.syste ms\/.  Systems Group at ETH Zurich. [n.d.]. Enzian is a research computer built by the Systems Group at ETH Zurich. http:\/\/www.enzian.syste ms\/."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2014.30"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3273982.3273986"},{"key":"e_1_3_2_1_12_1","unstructured":"Jayaram Bhasker. 1999. A Vhdl Primer. Prentice-Hall.  Jayaram Bhasker. 1999. A Vhdl Primer. Prentice-Hall."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.25"},{"key":"e_1_3_2_1_14_1","volume-title":"Microsoft 22","author":"Burger Doug","year":"2017"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.42"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195647"},{"key":"e_1_3_2_1_17_1","volume-title":"Automatic Offloading of Cluster Accelerators. In 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 224--224","author":"Ceissler Ciro","year":"2018"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597929"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950435"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/CloudCom.2015.60"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927488"},{"key":"e_1_3_2_1_23_1","volume-title":"Proc Int'l Conf. Eng. Reconfigurable Systems and Algorithms (ERSA'05)","author":"Govindu Gokul","year":"2005"},{"key":"e_1_3_2_1_24_1","unstructured":"Intel. [n.d.]. Acceleration Stack for Intel Xeon CPU with FPGAs Core Cache Interface (CCI-P) Reference Manual. https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_ US\/pdfs\/literature\/manual\/mnl-ias-ccip.pdf.  Intel. [n.d.]. Acceleration Stack for Intel Xeon CPU with FPGAs Core Cache Interface (CCI-P) Reference Manual. https:\/\/www.altera.com\/content\/dam\/altera-www\/global\/en_ US\/pdfs\/literature\/manual\/mnl-ias-ccip.pdf."},{"key":"e_1_3_2_1_25_1","unstructured":"Intel. [n.d.]. Hardware Accelerator Research Program. https:\/\/softwar e.intel.com\/en-us\/hardware-accelerator-research-program.  Intel. [n.d.]. Hardware Accelerator Research Program. https:\/\/softwar e.intel.com\/en-us\/hardware-accelerator-research-program."},{"key":"e_1_3_2_1_26_1","unstructured":"Intel. [n.d.]. Intel Arria 10 Avalon-ST Interface with SR-IOV PCIe Solutions User Guide. https:\/\/www.altera.com\/en_US\/pdfs\/literature \/ug\/ug_a10_pcie_sriov.pdf.  Intel. [n.d.]. Intel Arria 10 Avalon-ST Interface with SR-IOV PCIe Solutions User Guide. https:\/\/www.altera.com\/en_US\/pdfs\/literature \/ug\/ug_a10_pcie_sriov.pdf."},{"key":"e_1_3_2_1_27_1","unstructured":"Intel. [n.d.]. Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA. https:\/\/www.intel.com\/content\/www\/us\/en\/programm able\/products\/boards_and_kits\/dev-kits\/altera\/acceleration-cardarria- 10-gx.html.  Intel. [n.d.]. Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA. https:\/\/www.intel.com\/content\/www\/us\/en\/programm able\/products\/boards_and_kits\/dev-kits\/altera\/acceleration-cardarria- 10-gx.html."},{"key":"e_1_3_2_1_28_1","unstructured":"Intel. [n.d.]. Intel Virtualization Technology for Directed I\/O. https:\/\/software.intel.com\/sites\/default\/files\/managed\/c5\/15\/vtdirected- io-spec.pdf.  Intel. [n.d.]. Intel Virtualization Technology for Directed I\/O. https:\/\/software.intel.com\/sites\/default\/files\/managed\/c5\/15\/vtdirected- io-spec.pdf."},{"key":"e_1_3_2_1_29_1","unstructured":"Intel. [n.d.]. Open Programmable Acceleration Engine. https:\/\/opae.g ithub.io\/latest\/index.html.  Intel. [n.d.]. Open Programmable Acceleration Engine. https:\/\/opae.g ithub.io\/latest\/index.html."},{"key":"e_1_3_2_1_30_1","unstructured":"Intel. 2017. Intel Open Source HD Graphics and Intel Iris Plus Graphics Programmer's Reference Manual for the 2016 - 2017 Intel Core Processors Celeron Processors and Pentium Processors based on the \"Kaby Lake\" Platform. https:\/\/01.org\/sites\/default\/files\/documentation\/intelgfx- prm-osrc-kbl-vol05-memory_views.pdf.  Intel. 2017. Intel Open Source HD Graphics and Intel Iris Plus Graphics Programmer's Reference Manual for the 2016 - 2017 Intel Core Processors Celeron Processors and Pentium Processors based on the \"Kaby Lake\" Platform. https:\/\/01.org\/sites\/default\/files\/documentation\/intelgfx- prm-osrc-kbl-vol05-memory_views.pdf."},{"key":"e_1_3_2_1_31_1","unstructured":"Intel. 2019. Embedded Peripherals IP User Guide. https: \/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdf s\/literature\/ug\/ug_embedded_ip.pdf.  Intel. 2019. Embedded Peripherals IP User Guide. https: \/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdf s\/literature\/ug\/ug_embedded_ip.pdf."},{"key":"e_1_3_2_1_32_1","unstructured":"Intel. 2019. Intel Arria 10 FPGAs. https:\/\/www.intel.com\/content\/ww w\/us\/en\/products\/programmable\/fpga\/arria-10.html.  Intel. 2019. Intel Arria 10 FPGAs. https:\/\/www.intel.com\/content\/ww w\/us\/en\/products\/programmable\/fpga\/arria-10.html."},{"key":"e_1_3_2_1_33_1","unstructured":"Intel. 2019. Intel FPGA Basic Building Blocks (BBB). https:\/\/github.c om\/OPAE\/intel-fpga-bbb.  Intel. 2019. Intel FPGA Basic Building Blocks (BBB). https:\/\/github.c om\/OPAE\/intel-fpga-bbb."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.15"},{"key":"e_1_3_2_1_35_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 1628--1633","author":"Jain Abhishek Kumar","year":"2016"},{"key":"e_1_3_2_1_36_1","unstructured":"Neo Jia and Kirti Wankhede. [n.d.]. VFIO Mediated devices. https: \/\/www.kernel.org\/doc\/Documentation\/vfio-mediated-device.txt.  Neo Jia and Kirti Wankhede. [n.d.]. VFIO Mediated devices. https: \/\/www.kernel.org\/doc\/Documentation\/vfio-mediated-device.txt."},{"key":"e_1_3_2_1_37_1","volume-title":"13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18)","author":"Khawaja Ahmed","year":"2018"},{"key":"e_1_3_2_1_38_1","first-page":"4","article-title":"Moonwalk","volume":"52","author":"Khazraee Moein","year":"2017","journal-title":"NRE Optimization in ASIC Clouds. SIGPLAN Not."},{"key":"e_1_3_2_1_39_1","volume-title":"KVM: the Linux Virtual Machine Monitor. In In Proceedings of the 2007 Ottawa Linux Symposium (OLS).","author":"Kivity Avi","year":"2007"},{"key":"e_1_3_2_1_40_1","volume-title":"RECATA","author":"Knodel Oliver","year":"2017"},{"key":"e_1_3_2_1_41_1","volume-title":"RC3E: provision and management of reconfigurable hardware accelerators in a cloud environment. arXiv preprint arXiv:1508.06843","author":"Knodel Oliver","year":"2015"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645517"},{"key":"e_1_3_2_1_43_1","volume-title":"Pci-sig sr-iov primer: An introduction to sr-iov technology. Intel application note","author":"Kutch Patrick","year":"2011"},{"key":"e_1_3_2_1_44_1","volume-title":"12th {USENIX} Symposium on Operating Systems Design and Implementation ({OSDI} 16). 705--721.","author":"Kwon Youngjin"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3139645.3139659"},{"key":"e_1_3_2_1_46_1","unstructured":"Doug Lea. [n.d.]. A Memory Allocator. http:\/\/gee.cs.oswego.edu\/dl\/h tml\/malloc.html.  Doug Lea. [n.d.]. A Memory Allocator. http:\/\/gee.cs.oswego.edu\/dl\/h tml\/malloc.html."},{"key":"e_1_3_2_1_47_1","volume-title":"An Evaluation of Unified Memory Technology on NVIDIA GPUs. In 2015 15th IEEE\/ACM International Symposium on Cluster, Cloud and Grid Computing. 1092--1098","author":"Li W.","year":"2015"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1596532.1596540"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3319647.3325839"},{"key":"e_1_3_2_1_50_1","unstructured":"Microsoft. 2019. What are FPGAs and Project Brainwave? https:\/\/docs.microsoft.com\/en-us\/azure\/machinelearning\/ service\/concept-accelerate-with-fpgas.  Microsoft. 2019. What are FPGAs and Project Brainwave? https:\/\/docs.microsoft.com\/en-us\/azure\/machinelearning\/ service\/concept-accelerate-with-fpgas."},{"key":"e_1_3_2_1_51_1","unstructured":"David Mulnix. 2017. Intel Xeon processor scalable family technical overview.  David Mulnix. 2017. Intel Xeon processor scalable family technical overview."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.37"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2017.8279796"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311336"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/BMSB.2018.8436930"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665678"},{"key":"e_1_3_2_1_57_1","volume-title":"High- Throughput Lossless Compression on Tightly Coupled CPU-FPGA Platforms. In 2018 IEEE 26th Annual International Symposium on Field- Programmable Custom Computing Machines (FCCM). 37--44","author":"Qiao W.","year":"2018"},{"key":"e_1_3_2_1_58_1","unstructured":"Nikolay Sakharnykh. 2018. EVERYTHING YOU NEED TO KNOW ABOUT UNIFIED MEMORY. http:\/\/on-demand.gputechconf.com\/g tc\/2018\/presentation\/s8430-everything-you-need-to-know-aboutunified- memory.pdf.  Nikolay Sakharnykh. 2018. EVERYTHING YOU NEED TO KNOW ABOUT UNIFIED MEMORY. http:\/\/on-demand.gputechconf.com\/g tc\/2018\/presentation\/s8430-everything-you-need-to-know-aboutunified- memory.pdf."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304010"},{"key":"e_1_3_2_1_60_1","volume-title":"Asit Mishra, and Hadi Esmaeilzadeh.","author":"Sharma Hardik","year":"2016"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195659"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/3035918.3035954"},{"key":"e_1_3_2_1_63_1","unstructured":"Any Silicon. [n.d.]. FPGA vs ASIC What to Choose? https:\/\/anysilic on.com\/fpga-vs-asic-choose\/.  Any Silicon. [n.d.]. FPGA vs ASIC What to Choose? https:\/\/anysilic on.com\/fpga-vs-asic-choose\/."},{"key":"e_1_3_2_1_64_1","first-page":"14","article-title":"A unified hardware\/ software runtime environment for FPGA-based reconfigurable computers using BORPH","volume":"7","author":"Kwok-Hay So Hayden","year":"2008","journal-title":"ACM Transactions on Embedded Computing Systems (TECS)"},{"key":"e_1_3_2_1_65_1","volume-title":"Borph: An operating system for fpga-based reconfigurable computers","author":"Kwok-Hay So Hayden","year":"2007"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380198"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021742"},{"key":"e_1_3_2_1_68_1","unstructured":"Terasic and Altera. [n.d.]. DE5a-Net FPGA Development Kit User Manual. https:\/\/www.intel.com\/content\/dam\/alterawww\/ global\/en_US\/portal\/dsn\/42\/doc-us-dsnbk-42--1804382103- de5a-net-user-manual.pdf.  Terasic and Altera. [n.d.]. DE5a-Net FPGA Development Kit User Manual. https:\/\/www.intel.com\/content\/dam\/alterawww\/ global\/en_US\/portal\/dsn\/42\/doc-us-dsnbk-42--1804382103- de5a-net-user-manual.pdf."},{"key":"e_1_3_2_1_69_1","volume-title":"The Verilog\u00ae Hardware Description Language","author":"Thomas Donald"},{"key":"e_1_3_2_1_70_1","volume-title":"USENIX Annual Technical Conference. 121--132","author":"Tian Kun","year":"2014"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00031"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032516"},{"key":"e_1_3_2_1_73_1","volume-title":"2013 International Conference on. IEEE, 1--9.","author":"Bolic Miodrag","year":"2013"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"crossref","unstructured":"JagathWeerasinghe Francois Abel Christoph Hagleitner and Andreas Herkersdorf. 2015. Enabling FPGAs in hyperscale data centers. In Ubiquitous Intelligence and Computing and 2015 IEEE 12th Intl Conf on Autonomic and Trusted Computing and 2015 IEEE 15th Intl Conf on Scalable Computing and Communications and Its Associated Workshops (UIC-ATC-ScalCom) 2015 IEEE 12th Intl Conf on. IEEE 1078--1086.  JagathWeerasinghe Francois Abel Christoph Hagleitner and Andreas Herkersdorf. 2015. Enabling FPGAs in hyperscale data centers. In Ubiquitous Intelligence and Computing and 2015 IEEE 12th Intl Conf on Autonomic and Trusted Computing and 2015 IEEE 15th Intl Conf on Scalable Computing and Communications and Its Associated Workshops (UIC-ATC-ScalCom) 2015 IEEE 12th Intl Conf on. IEEE 1078--1086.","DOI":"10.1109\/UIC-ATC-ScalCom-CBDCom-IoP.2015.199"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294017"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847269"},{"key":"e_1_3_2_1_77_1","volume-title":"Proceedings of the 2016 ACM\/SIGDA International Symposium on Field- Programmable Gate Arrays (FPGA '16)","author":"Weisz Gabriel"},{"key":"e_1_3_2_1_78_1","volume-title":"Acm sigplan notices","author":"Xia Lei"},{"key":"e_1_3_2_1_79_1","unstructured":"Xilinx. [n.d.]. AXI Interconnect. https:\/\/www.xilinx.com\/products\/in tellectual-property\/axi_interconnect.html.  Xilinx. [n.d.]. AXI Interconnect. https:\/\/www.xilinx.com\/products\/in tellectual-property\/axi_interconnect.html."},{"key":"e_1_3_2_1_80_1","unstructured":"Xilinx. [n.d.]. Designing with SR-IOV Capability of Xilinx Virtex-7 PCI Express Gen3 Integrated Block. https:\/\/www.xilinx.com\/support \/documentation\/application_notes\/xapp1177-pcie-gen3-sriov.pdf.  Xilinx. [n.d.]. Designing with SR-IOV Capability of Xilinx Virtex-7 PCI Express Gen3 Integrated Block. https:\/\/www.xilinx.com\/support \/documentation\/application_notes\/xapp1177-pcie-gen3-sriov.pdf."},{"key":"e_1_3_2_1_81_1","unstructured":"Xilinx. [n.d.]. DMA for PCI Express (PCIe) Subsystem. https:\/\/www.xi linx.com\/products\/intellectual-property\/pcie-dma.html.  Xilinx. [n.d.]. DMA for PCI Express (PCIe) Subsystem. https:\/\/www.xi linx.com\/products\/intellectual-property\/pcie-dma.html."},{"key":"e_1_3_2_1_82_1","unstructured":"Xilinx. [n.d.]. SDAccel Development Environment. https:\/\/www.xili nx.com\/products\/design-tools\/software-zone\/sdaccel.html.  Xilinx. [n.d.]. SDAccel Development Environment. https:\/\/www.xili nx.com\/products\/design-tools\/software-zone\/sdaccel.html."},{"key":"e_1_3_2_1_83_1","unstructured":"Peter Xu. 2018. Device Assignment with Nested Guest and DPDK. https:\/\/www.linux-kvm.org\/images\/a\/a6\/KVM_Forum_2018_ viommu_vfio.pdf.  Peter Xu. 2018. Device Assignment with Nested Guest and DPDK. https:\/\/www.linux-kvm.org\/images\/a\/a6\/KVM_Forum_2018_ viommu_vfio.pdf."},{"key":"e_1_3_2_1_84_1","volume-title":"Automatic Virtualization of Accelerators. In 17th Workshop on Hot Topics in Operating Systems (HotOS {XVII}).","author":"Yu Hangchen"},{"key":"e_1_3_2_1_85_1","volume-title":"Fast Generation of High Throughput Customized Deep Learning Accelerators on FPGAs. In 2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig). 1--8. https:\/\/doi.org\/10","author":"Zeng H.","year":"2017"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/3124680.3124743"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446077"},{"key":"e_1_3_2_1_89_1","volume-title":"Accelerating Graph Analytics on CPU-FPGA Heterogeneous Platform. In 2017 29th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD). 137--144","author":"Zhou S.","year":"2017"}],"event":{"name":"ASPLOS '20: Architectural Support for Programming Languages and Operating Systems","location":"Lausanne Switzerland","acronym":"ASPLOS '20","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373376.3378482","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373376.3378482","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:32:59Z","timestamp":1750199579000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373376.3378482"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,9]]},"references-count":89,"alternative-id":["10.1145\/3373376.3378482","10.1145\/3373376"],"URL":"https:\/\/doi.org\/10.1145\/3373376.3378482","relation":{},"subject":[],"published":{"date-parts":[[2020,3,9]]},"assertion":[{"value":"2020-03-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}