{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T12:23:54Z","timestamp":1775910234459,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":96,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,3,9]],"date-time":"2020-03-09T00:00:00Z","timestamp":1583712000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,3,9]]},"DOI":"10.1145\/3373376.3378483","type":"proceedings-article","created":{"date-parts":[[2020,3,13]],"date-time":"2020-03-13T22:37:01Z","timestamp":1584139021000},"page":"335-349","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":39,"title":["Durable Transactional Memory Can Scale with Timestone"],"prefix":"10.1145","author":[{"given":"R. Madhava","family":"Krishnan","sequence":"first","affiliation":[{"name":"Virginia Polytechnic Institute and State University, Blacksburg, VA, USA"}]},{"given":"Jaeho","family":"Kim","sequence":"additional","affiliation":[{"name":"Huawei Dresden Research Center, Dresden, Germany"}]},{"given":"Ajit","family":"Mathew","sequence":"additional","affiliation":[{"name":"Virginia Polytechnic Institute and State University, Blacksburg, VA, USA"}]},{"given":"Xinwei","family":"Fu","sequence":"additional","affiliation":[{"name":"Virginia Polytechnic Institute and State University, Blacksburg, VA, USA"}]},{"given":"Anthony","family":"Demeri","sequence":"additional","affiliation":[{"name":"Virginia Polytechnic Institute and State University, Blacksburg, VA, USA"}]},{"given":"Changwoo","family":"Min","sequence":"additional","affiliation":[{"name":"Virginia Polytechnic Institute and State University, Blacksburg, VA, USA"}]},{"given":"Sudarsun","family":"Kannan","sequence":"additional","affiliation":[{"name":"Rutgers University, New Brunswick, NJ, USA"}]}],"member":"320","published-online":{"date-parts":[[2020,3,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2011. Kyoto Cabinet: a straightforward implementation of DBM. (2011). http:\/\/fallabs.com\/kyotocabinet\/  2011. Kyoto Cabinet: a straightforward implementation of DBM. (2011). http:\/\/fallabs.com\/kyotocabinet\/"},{"key":"e_1_3_2_1_2_1","volume-title":"Intel Launches Optane DIMMs Up To 512GB: Apache Pass Is Here!","year":"2018","unstructured":"Anandtech. 2018. Intel Launches Optane DIMMs Up To 512GB: Apache Pass Is Here! ( 2018 ). https:\/\/www.anandtech.com\/show\/12828\/ intel-launches-optane-dimms-up-to-512gb-apache-pass-is-here Anandtech. 2018. Intel Launches Optane DIMMs Up To 512GB: Apache Pass Is Here! (2018). https:\/\/www.anandtech.com\/show\/12828\/ intel-launches-optane-dimms-up-to-512gb-apache-pass-is-here"},{"key":"e_1_3_2_1_3_1","volume-title":"Proceedings of the 2018 USENIX Annual Technical Conference (ATC)","author":"Arbel-Raviv Maya","year":"2018","unstructured":"Maya Arbel-Raviv , Trevor Brown , and Adam Morrison . 2018 . Getting to the Root of Concurrent Binary Search Tree Performance . In Proceedings of the 2018 USENIX Annual Technical Conference (ATC) . Boston, MA. Maya Arbel-Raviv, Trevor Brown, and Adam Morrison. 2018. Getting to the Root of Concurrent Binary Search Tree Performance. In Proceedings of the 2018 USENIX Annual Technical Conference (ATC). Boston, MA."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3187009.3164147"},{"key":"e_1_3_2_1_5_1","volume-title":"Write-behind Logging. In Proceedings of the 42nd International Conference on Very Large Data Bases (VLDB)","author":"Arulraj Joy","year":"2016","unstructured":"Joy Arulraj , Matthew Perron , and Andrew Pavlo . 2016 . Write-behind Logging. In Proceedings of the 42nd International Conference on Very Large Data Bases (VLDB) . New Delhi, India. Joy Arulraj, Matthew Perron, and Andrew Pavlo. 2016. Write-behind Logging. In Proceedings of the 42nd International Conference on Very Large Data Bases (VLDB). New Delhi, India."},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of the 13th USENIX Conference on File and Storage Technologies (FAST)","author":"Behren Paul Von","year":"2015","unstructured":"Paul Von Behren . 2015 . NVML: Implementing Persistent Memory Applications . In Proceedings of the 13th USENIX Conference on File and Storage Technologies (FAST) . Santa Clara, California, USA. Paul Von Behren. 2015. NVML: Implementing Persistent Memory Applications. In Proceedings of the 13th USENIX Conference on File and Storage Technologies (FAST). Santa Clara, California, USA."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2983990.2984019"},{"key":"e_1_3_2_1_8_1","unstructured":"Nan Boden. 2018. Available first on Google Cloud: Intel Optane DC Persistent Memory. (2018). https:\/\/cloud.google.com\/blog\/topics\/partners\/ available-first-on-google-cloud-intel-optane-dc-persistent-memory  Nan Boden. 2018. Available first on Google Cloud: Intel Optane DC Persistent Memory. (2018). https:\/\/cloud.google.com\/blog\/topics\/partners\/ available-first-on-google-cloud-intel-optane-dc-persistent-memory"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1620585.1620587"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1400214.1400228"},{"key":"e_1_3_2_1_11_1","volume-title":"How Should We Program Non-volatile Memory?","author":"Chakrabarti Dhruva","year":"2016","unstructured":"Dhruva Chakrabarti , Haris Volos , and Indrajit Roy . 2016. How Should We Program Non-volatile Memory? ( 2016 ). https:\/\/pldi16.sigplan.org\/ event\/tutorials-how-should-we-program-non-volatile-memory- Dhruva Chakrabarti, Haris Volos, and Indrajit Roy. 2016. How Should We Program Non-volatile Memory? (2016). https:\/\/pldi16.sigplan.org\/ event\/tutorials-how-should-we-program-non-volatile-memory-"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660193.2660224"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.14778\/2752939.2752947"},{"key":"e_1_3_2_1_14_1","volume-title":"Non-volatile Memories. In Proceedings of the 21st ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)","author":"Coburn Joel","year":"2016","unstructured":"Joel Coburn , Adrian M. Caulfield , Ameen Akel , Laura M. Grupp , Rajesh K. Gupta , Ranjit Jhala , and Steven Swanson . 2016 . NV-Heaps: Making Persistent Objects Fast and Safe with Next-generation , Non-volatile Memories. In Proceedings of the 21st ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) . Atlanta, GA. Joel Coburn, Adrian M. Caulfield, Ameen Akel, Laura M. Grupp, Rajesh K. Gupta, Ranjit Jhala, and Steven Swanson. 2016. NV-Heaps: Making Persistent Objects Fast and Safe with Next-generation, Non-volatile Memories. In Proceedings of the 21st ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). Atlanta, GA."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_3_2_1_17_1","unstructured":"Intel Corporation. 2019. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual. (2019).  Intel Corporation. 2019. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual. (2019)."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3210377.3210392"},{"key":"e_1_3_2_1_19_1","volume-title":"Proceedings of the 2018 USENIX Annual Technical Conference (ATC)","author":"David Tudor","year":"2018","unstructured":"Tudor David , Aleksandar Dragojevic , Rachid Guerraoui , and Igor Zablotchi . 2018 . Log-free concurrent data structures . In Proceedings of the 2018 USENIX Annual Technical Conference (ATC) . Boston, MA. Tudor David, Aleksandar Dragojevic, Rachid Guerraoui, and Igor Zablotchi. 2018. Log-free concurrent data structures. In Proceedings of the 2018 USENIX Annual Technical Conference (ATC). Boston, MA."},{"key":"e_1_3_2_1_20_1","volume-title":"Proceedings of the ACM symposium on Parallelism in algorithms and architectures (SPAA). ACM, Prague, Czech Republic, 188--197","author":"Dice David","year":"2015","unstructured":"David Dice , Alex Kogan , Yossi Lev , Timothy Merrifield , and Mark Moir . 2015 . Adaptive integration of hardware and software lock elision techniques . In Proceedings of the ACM symposium on Parallelism in algorithms and architectures (SPAA). ACM, Prague, Czech Republic, 188--197 . David Dice, Alex Kogan, Yossi Lev, Timothy Merrifield, and Mark Moir. 2015. Adaptive integration of hardware and software lock elision techniques. In Proceedings of the ACM symposium on Parallelism in algorithms and architectures (SPAA). ACM, Prague, Czech Republic, 188--197."},{"key":"e_1_3_2_1_21_1","unstructured":"Subramanya R. Dulloor Sanjay Kumar Anil Keshavamurthy Philip Lantz Dheeraj Reddy Rajesh Sankaran and Jeff Jackson. [n. d.]. System Software for Persistent Memory (EUROSYS14).  Subramanya R. Dulloor Sanjay Kumar Anil Keshavamurthy Philip Lantz Dheeraj Reddy Rajesh Sankaran and Jeff Jackson. [n. d.]. System Software for Persistent Memory (EUROSYS14)."},{"key":"e_1_3_2_1_22_1","unstructured":"E. R. Giles K. Doshi and P. Varman. MSST15. SoftWrAP: A lightweight framework for transactional support of storage class memory.  E. R. Giles K. Doshi and P. Varman. MSST15. SoftWrAP: A lightweight framework for transactional support of storage class memory."},{"key":"e_1_3_2_1_23_1","volume-title":"Wenisch","author":"Gogte Vaibhav","year":"2018","unstructured":"Vaibhav Gogte , Stephan Diestelhorst , William Wang , Satish Narayanasamy , Peter M. Chen , and Thomas F . Wenisch . 2018 . Persistency for Synchronization-free Regions (PLDI 18). Vaibhav Gogte, Stephan Diestelhorst, William Wang, Satish Narayanasamy, Peter M. Chen, and Thomas F. Wenisch. 2018. Persistency for Synchronization-free Regions (PLDI18)."},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of the 2019 USENIX Annual Technical Conference (ATC)","author":"Gu Jinyu","year":"2019","unstructured":"Jinyu Gu , Qianqian Yu , Xiayang Wang , Zhaoguo Wang , Binyu Zang , Haibing Guan , and Haibo Chen . 2019 . Pisces: A Scalable and Efficient Persistent Transactional Memory . In Proceedings of the 2019 USENIX Annual Technical Conference (ATC) . Renton, WA, 913--928. Jinyu Gu, Qianqian Yu, Xiayang Wang, Zhaoguo Wang, Binyu Zang, Haibing Guan, and Haibo Chen. 2019. Pisces: A Scalable and Efficient Persistent Transactional Memory. In Proceedings of the 2019 USENIX Annual Technical Conference (ATC). Renton, WA, 913--928."},{"key":"e_1_3_2_1_25_1","unstructured":"Jorge Guerra Leonardo Marmol Daniel Campello Carlos Crespo Raju Rangaswami and Jinpeng Wei. 2012. Software Persistent Memory. In ATC12.  Jorge Guerra Leonardo Marmol Daniel Campello Carlos Crespo Raju Rangaswami and Jinpeng Wei. 2012. Software Persistent Memory. In ATC12."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2007.04.010"},{"key":"e_1_3_2_1_27_1","volume-title":"Proceedings of the 12th European Conference on Computer Systems (EuroSys)","author":"Ching-Hsiang Hsu Terry","year":"2017","unstructured":"Terry Ching-Hsiang Hsu , Helge Br\u00fcgner , Indrajit Roy , Kimberly Keeton , and Patrick Eugster . 2017 . NVthreads: Practical Persistence for Multi-threaded Applications . In Proceedings of the 12th European Conference on Computer Systems (EuroSys) . Belgrade, Serbia. Terry Ching-Hsiang Hsu, Helge Br\u00fcgner, Indrajit Roy, Kimberly Keeton, and Patrick Eugster. 2017. NVthreads: Practical Persistence for Multi-threaded Applications. In Proceedings of the 12th European Conference on Computer Systems (EuroSys). Belgrade, Serbia."},{"key":"e_1_3_2_1_28_1","volume-title":"Qureshi","author":"Huang Jian","year":"2014","unstructured":"Jian Huang , Karsten Schwan , and Moinuddin K . Qureshi . 2014 . NVRAM-aware Logging in Transaction Systems . (Sept. 2014), 389-- 400. Jian Huang, Karsten Schwan, and Moinuddin K. Qureshi. 2014. NVRAM-aware Logging in Transaction Systems. (Sept. 2014), 389-- 400."},{"key":"e_1_3_2_1_29_1","volume-title":"Proceedings of the 2018 USENIX Annual Technical Conference (ATC)","author":"Huang Yihe","year":"2018","unstructured":"Yihe Huang , Matej Pavlovic , Virendra Marathe , Margo Seltzer , Tim Harris , and Steve Byan . 2018 . Closing the Performance Gap Between Volatile and Persistent Key-Value Stores Using Cross-Referencing Logs . In Proceedings of the 2018 USENIX Annual Technical Conference (ATC) . Boston, MA. Yihe Huang, Matej Pavlovic, Virendra Marathe, Margo Seltzer, Tim Harris, and Steve Byan. 2018. Closing the Performance Gap Between Volatile and Persistent Key-Value Stores Using Cross-Referencing Logs. In Proceedings of the 2018 USENIX Annual Technical Conference (ATC). Boston, MA."},{"key":"e_1_3_2_1_30_1","volume-title":"Proceedings of the 16th USENIX Conference on File and Storage Technologies (FAST)","author":"Hwang Deukyeon","year":"2018","unstructured":"Deukyeon Hwang , Wook-Hee Kim , Youjip Won , and Beomseok Nam . 2018 . Endurable Transient Inconsistency in Byte-addressable Persistent B+-tree . In Proceedings of the 16th USENIX Conference on File and Storage Technologies (FAST) . Oakland, California, USA, 187--200. Deukyeon Hwang, Wook-Hee Kim, Youjip Won, and Beomseok Nam. 2018. Endurable Transient Inconsistency in Byte-addressable Persistent B+-tree. In Proceedings of the 16th USENIX Conference on File and Storage Technologies (FAST). Oakland, California, USA, 187--200."},{"key":"e_1_3_2_1_31_1","volume-title":"Proceedings of the 16th USENIX Conference on File and Storage Technologies (FAST)","author":"Hwang Deukyeon","year":"2018","unstructured":"Deukyeon Hwang , Wook-Hee Kim , Youjip Won , and Beomseok Nam . 2018 . Endurable Transient Inconsistency in Byte-Addressable Persistent B+-Tree . In Proceedings of the 16th USENIX Conference on File and Storage Technologies (FAST) . Oakland, California, USA. Deukyeon Hwang, Wook-Hee Kim, Youjip Won, and Beomseok Nam. 2018. Endurable Transient Inconsistency in Byte-Addressable Persistent B+-Tree. In Proceedings of the 16th USENIX Conference on File and Storage Technologies (FAST). Oakland, California, USA."},{"key":"e_1_3_2_1_32_1","unstructured":"INTEL. 2019. Persistent Memory Development Kit. (2019). http: \/\/pmem.io\/  INTEL. 2019. Persistent Memory Development Kit. (2019). http: \/\/pmem.io\/"},{"key":"e_1_3_2_1_33_1","unstructured":"INTEL. 2019. PMDK man page: pmemobj_alloc. (2019). http:\/\/pmem. io\/pmdk\/manpages\/linux\/v1.5\/libpmemobj\/pmemobj_alloc.3  INTEL. 2019. PMDK man page: pmemobj_alloc. (2019). http:\/\/pmem. io\/pmdk\/manpages\/linux\/v1.5\/libpmemobj\/pmemobj_alloc.3"},{"key":"e_1_3_2_1_34_1","unstructured":"INTEL. 2019. Valgrind: an enhanced version for pmem. (2019). https: \/\/github.com\/pmem\/valgrind  INTEL. 2019. Valgrind: an enhanced version for pmem. (2019). https: \/\/github.com\/pmem\/valgrind"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872410"},{"key":"e_1_3_2_1_36_1","volume-title":"Basic Performance ASPLOS '20","author":"Izraelevitz Joseph","year":"2019","unstructured":"Joseph Izraelevitz , Jian Yang , Lu Zhang , Juno Kim , Xiao Liu , Amirsaman Memaripour , Yun Joon Soh , ZixuanWang, Yi Xu , Subramanya R. Dulloor , Jishen Zhao , and Steven Swanson . 2019 . Basic Performance ASPLOS '20 , March 16 --20 , 2020, Lausanne, Switzerland M. Ramanathan et al. Measurements of the Intel Optane DC Persistent Memory Module. (2019). https:\/\/arxiv.org\/abs\/1903.05714v2 Joseph Izraelevitz, Jian Yang, Lu Zhang, Juno Kim, Xiao Liu, Amirsaman Memaripour, Yun Joon Soh, ZixuanWang, Yi Xu, Subramanya R. Dulloor, Jishen Zhao, and Steven Swanson. 2019. Basic Performance ASPLOS '20, March 16--20, 2020, Lausanne, Switzerland M. Ramanathan et al. Measurements of the Intel Optane DC Persistent Memory Module. (2019). https:\/\/arxiv.org\/abs\/1903.05714v2"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00049"},{"key":"e_1_3_2_1_38_1","volume-title":"Proceedings of the 45th ACM\/IEEE International Symposium on Computer Architecture (ISCA)","author":"Joshi A.","unstructured":"A. Joshi , V. Nagarajan , M. Cintra , and S. Viglas . 2018. DHTM: Durable Hardware Transactional Memory . In Proceedings of the 45th ACM\/IEEE International Symposium on Computer Architecture (ISCA) . Los Angeles, California. A. Joshi, V. Nagarajan, M. Cintra, and S. Viglas. 2018. DHTM: Durable Hardware Transactional Memory. In Proceedings of the 45th ACM\/IEEE International Symposium on Computer Architecture (ISCA). Los Angeles, California."},{"key":"e_1_3_2_1_39_1","volume-title":"Proceedings of the 23rd IEEE Symposium on High Performance Computer Architecture (HPCA)","author":"Joshi A.","unstructured":"A. Joshi , V. Nagarajan , S. Viglas , and M. Cintra . 2017. ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging . In Proceedings of the 23rd IEEE Symposium on High Performance Computer Architecture (HPCA) . Barcelona, Spain. A. Joshi, V. Nagarajan, S. Viglas, and M. Cintra. 2017. ATOM: Atomic Durability in Non-volatile Memory through Hardware Logging. In Proceedings of the 23rd IEEE Symposium on High Performance Computer Architecture (HPCA). Barcelona, Spain."},{"key":"e_1_3_2_1_40_1","volume-title":"Scalable Database Logging for Multicores. (Aug","author":"Jung Hyungsoo","year":"2017","unstructured":"Hyungsoo Jung , Hyuck Han , and Sooyong Kang . 2017. Scalable Database Logging for Multicores. (Aug . 2017 ), 135--148. Hyungsoo Jung, Hyuck Han, and Sooyong Kang. 2017. Scalable Database Logging for Multicores. (Aug. 2017), 135--148."},{"key":"e_1_3_2_1_41_1","volume-title":"Proceedings of the 2018 USENIX Annual Technical Conference (ATC)","author":"Kannan Sudarsun","year":"2018","unstructured":"Sudarsun Kannan , Nitish Bhat , Ada Gavrilovska , Andrea Arpaci- Dusseau , and Remzi Arpaci-Dusseau . 2018 . Redesigning LSMs for Nonvolatile Memory with NoveLSM . In Proceedings of the 2018 USENIX Annual Technical Conference (ATC) . Boston, MA. Sudarsun Kannan, Nitish Bhat, Ada Gavrilovska, Andrea Arpaci- Dusseau, and Remzi Arpaci-Dusseau. 2018. Redesigning LSMs for Nonvolatile Memory with NoveLSM. In Proceedings of the 2018 USENIX Annual Technical Conference (ATC). Boston, MA."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3273982.3273985"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967953"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3190508.3190510"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304040"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2014.6851997"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2882905"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872392"},{"key":"e_1_3_2_1_49_1","volume-title":"Languagelevel Persistency. In Proceedings of the 44th ACM\/IEEE International Symposium on Computer Architecture (ISCA)","author":"Kolli Aasheesh","unstructured":"Aasheesh Kolli , Vaibhav Gogte , Ali Saidi , Stephan Diestelhorst , Peter M. Chen , Satish Narayanasamy , and Thomas F. Wenisch . 2018 . Languagelevel Persistency. In Proceedings of the 44th ACM\/IEEE International Symposium on Computer Architecture (ISCA) . Toronto, Canada. Aasheesh Kolli, Vaibhav Gogte, Ali Saidi, Stephan Diestelhorst, Peter M. Chen, Satish Narayanasamy, and Thomas F. Wenisch. 2018. Languagelevel Persistency. In Proceedings of the 44th ACM\/IEEE International Symposium on Computer Architecture (ISCA). Toronto, Canada."},{"key":"e_1_3_2_1_50_1","volume-title":"Proceedings of the 21st ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)","author":"Kolli Aasheesh","unstructured":"Aasheesh Kolli , Steven Pelley , Ali Saidi , Peter M. Chen , and Thomas F. Wenisch . 2016. High-Performance Transactions for Persistent Memories . In Proceedings of the 21st ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) . Atlanta, GA. Aasheesh Kolli, Steven Pelley, Ali Saidi, Peter M. Chen, and Thomas F. Wenisch. 2016. High-Performance Transactions for Persistent Memories. In Proceedings of the 21st ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). Atlanta, GA."},{"key":"e_1_3_2_1_51_1","volume-title":"Proceedings of the 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Kolli A.","unstructured":"A. Kolli , J. Rosen , S. Diestelhorst , A. Saidi , S. Pelley , S. Liu , P. M. Chen , and T. F. Wenisch . 2016. Delegated persist ordering . In Proceedings of the 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) . Taipei, Taiwan. A. Kolli, J. Rosen, S. Diestelhorst, A. Saidi, S. Pelley, S. Liu, P. M. Chen, and T. F. Wenisch. 2016. Delegated persist ordering. In Proceedings of the 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). Taipei, Taiwan."},{"key":"e_1_3_2_1_52_1","volume-title":"Proceedings of the 45th ACM\/IEEE International Symposium on Computer Architecture (ISCA)","author":"Korgaonkar K.","unstructured":"K. Korgaonkar , I. Bhati , H. Liu , J. Gaur , S. Manipatruni , S. Subramoney , T. Karnik , S. Swanson , I. Young , and H. Wang . 2018. Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM Based Last Level Cache . In Proceedings of the 45th ACM\/IEEE International Symposium on Computer Architecture (ISCA) . Los Angeles, California. K. Korgaonkar, I. Bhati, H. Liu, J. Gaur, S. Manipatruni, S. Subramoney, T. Karnik, S. Swanson, I. Young, and H. Wang. 2018. Density Tradeoffs of Non-Volatile Memory as a Replacement for SRAM Based Last Level Cache. In Proceedings of the 45th ACM\/IEEE International Symposium on Computer Architecture (ISCA). Los Angeles, California."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1123003"},{"key":"e_1_3_2_1_54_1","volume-title":"Architecting Phase Change Memory As a Scalable Dram Alternative. (June","author":"Lee Benjamin C.","year":"2009","unstructured":"Benjamin C. Lee , Engin Ipek , Onur Mutlu , and Doug Burger . 2009. Architecting Phase Change Memory As a Scalable Dram Alternative. (June 2009 ), 2--13. Benjamin C. Lee, Engin Ipek, Onur Mutlu, and Doug Burger. 2009. Architecting Phase Change Memory As a Scalable Dram Alternative. (June 2009), 2--13."},{"key":"e_1_3_2_1_55_1","volume-title":"Proceedings of the 15th USENIX Conference on File and Storage Technologies (FAST)","author":"Lee Se Kwon","unstructured":"Se Kwon Lee , K. Hyun Lim , Hyunsub Song , Beomseok Nam , and Sam H. Noh . 2017. WORT: Write Optimal Radix Tree for Persistent Memory Storage Systems . In Proceedings of the 15th USENIX Conference on File and Storage Technologies (FAST) . Santa Clara, California, USA. Se Kwon Lee, K. Hyun Lim, Hyunsub Song, Beomseok Nam, and Sam H. Noh. 2017. WORT: Write Optimal Radix Tree for Persistent Memory Storage Systems. In Proceedings of the 15th USENIX Conference on File and Storage Technologies (FAST). Santa Clara, California, USA."},{"key":"e_1_3_2_1_56_1","volume-title":"Proceedings of the 2017 ACM SIGMOD\/PODS Conference. ACM","author":"Lim Hyeontaek","unstructured":"Hyeontaek Lim , Michael Kaminsky , and David G. Andersen . 2017. Cicada: Dependably Fast Multi-Core In-Memory Transactions . In Proceedings of the 2017 ACM SIGMOD\/PODS Conference. ACM , Chicago, Illinois, USA, 21--35. Hyeontaek Lim, Michael Kaminsky, and David G. Andersen. 2017. Cicada: Dependably Fast Multi-Core In-Memory Transactions. In Proceedings of the 2017 ACM SIGMOD\/PODS Conference. ACM, Chicago, Illinois, USA, 21--35."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037714"},{"key":"e_1_3_2_1_58_1","volume-title":"Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Liu Q.","unstructured":"Q. Liu , J. Izraelevitz , S. K. Lee , M. L. Scott , S. H. Noh , and C. Jung . 2018. iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory . In Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) . Fukuoka, Japan, 258--270. Q. Liu, J. Izraelevitz, S. K. Lee, M. L. Scott, S. H. Noh, and C. Jung. 2018. iDO: Compiler-Directed Failure Atomicity for Nonvolatile Memory. In Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). Fukuoka, Japan, 258--270."},{"key":"e_1_3_2_1_59_1","volume-title":"Proceedings of the 34th IEEE International Conference on Data Engineering (ICDE)","author":"Seltzer M.","unstructured":"M. Seltzer and V. Marathe and S. Byan . 2018. An NVM Carol: Visions of NVM Past, Present, and Future . In Proceedings of the 34th IEEE International Conference on Data Engineering (ICDE) . Paris, France, 15--23. M. Seltzer and V. Marathe and S. Byan. 2018. An NVM Carol: Visions of NVM Past, Present, and Future. In Proceedings of the 34th IEEE International Conference on Data Engineering (ICDE). Paris, France, 15--23."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/2815400.2815406"},{"key":"e_1_3_2_1_61_1","unstructured":"Paul E. McKenney. 2012. RCU Linux Usage. (2012). http:\/\/www.rdrop. com\/~paulmck\/RCU\/linuxusage.html  Paul E. McKenney. 2012. RCU Linux Usage. (2012). http:\/\/www.rdrop. com\/~paulmck\/RCU\/linuxusage.html"},{"key":"e_1_3_2_1_62_1","unstructured":"Amirsaman Memaripour Anirudh Badam Amar Phanishayee Yanqi Zhou Ramnatthan Alagappan Karin Strauss and Steven Swanson. [n. d.]. Atomic In-place Updates for Non-volatile Main Memories with Kamino-Tx (EuroSys17).  Amirsaman Memaripour Anirudh Badam Amar Phanishayee Yanqi Zhou Ramnatthan Alagappan Karin Strauss and Steven Swanson. [n. d.]. Atomic In-place Updates for Non-volatile Main Memories with Kamino-Tx (EuroSys17)."},{"key":"e_1_3_2_1_63_1","unstructured":"Micro. 2019. 3D XPoint Technology. (2019). https:\/\/www.micron.com\/ products\/advanced-solutions\/3d-xpoint-technology  Micro. 2019. 3D XPoint Technology. (2019). https:\/\/www.micron.com\/ products\/advanced-solutions\/3d-xpoint-technology"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037730"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.5555\/3323298.3323302"},{"key":"e_1_3_2_1_66_1","volume-title":"Proceedings of the 31st International Conference on Distributed Computing (DISC)","author":"Nawab Faisal","unstructured":"Faisal Nawab , Joseph Izraelevitz , Terence Kelly , Charles B. Morrey III, Dhruva R. Chakrabarti , and Michael L. Scott . 2017. Dali: A Periodically Persistent Hash Map . In Proceedings of the 31st International Conference on Distributed Computing (DISC) . Vienna, Austria. Faisal Nawab, Joseph Izraelevitz, Terence Kelly, Charles B. Morrey III, Dhruva R. Chakrabarti, and Michael L. Scott. 2017. Dali: A Periodically Persistent Hash Map. In Proceedings of the 31st International Conference on Distributed Computing (DISC). Vienna, Austria."},{"key":"e_1_3_2_1_67_1","volume-title":"Proceedings of the 51st Annual IEEE\/ACM International Symposium on Durable Transactional Memory Can Scale with TimeStone ASPLOS '20, March 16--20","author":"Tri","year":"2020","unstructured":"Tri M. Nguyen and David Wentzlaff. 2018. PiCL: A Softwaretransparent, Persistent Cache Log for Nonvolatile Main Memory . In Proceedings of the 51st Annual IEEE\/ACM International Symposium on Durable Transactional Memory Can Scale with TimeStone ASPLOS '20, March 16--20 , 2020 , Lausanne, Switzerland Microarchitecture (MICRO). Fukuoka, Japan, 507--519. Tri M. Nguyen and David Wentzlaff. 2018. PiCL: A Softwaretransparent, Persistent Cache Log for Nonvolatile Main Memory. In Proceedings of the 51st Annual IEEE\/ACM International Symposium on Durable Transactional Memory Can Scale with TimeStone ASPLOS '20, March 16--20, 2020, Lausanne, Switzerland Microarchitecture (MICRO). Fukuoka, Japan, 507--519."},{"key":"e_1_3_2_1_68_1","volume-title":"Proceedings of the 24th IEEE Symposium on High Performance Computer Architecture (HPCA). vienna, Austria, 336--349","author":"Ogleari M. A.","unstructured":"M. A. Ogleari , E. L. Miller , and J. Zhao . 2018. Steal but No Force: Efficient Hardware Undo+Redo Logging for Persistent Memory Systems . In Proceedings of the 24th IEEE Symposium on High Performance Computer Architecture (HPCA). vienna, Austria, 336--349 . M. A. Ogleari, E. L. Miller, and J. Zhao. 2018. Steal but No Force: Efficient Hardware Undo+Redo Logging for Persistent Memory Systems. In Proceedings of the 24th IEEE Symposium on High Performance Computer Architecture (HPCA). vienna, Austria, 336--349."},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.14778\/2824032.2824044"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2915251"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/3035918.3054777"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/3186728.3164146"},{"key":"e_1_3_2_1_73_1","volume-title":"Storage Management in the NVRAM Era. (Aug","author":"Pelley Steven","year":"2013","unstructured":"Steven Pelley , Thomas F. Wenisch , Brian T. Gold , and Bill Bridge . 2013. Storage Management in the NVRAM Era. (Aug . 2013 ), 121--132. Steven Pelley, Thomas F. Wenisch, Brian T. Gold, and Bill Bridge. 2013. Storage Management in the NVRAM Era. (Aug. 2013), 121--132."},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"e_1_3_2_1_75_1","volume-title":"Rivers","author":"Qureshi Moinuddin K.","year":"2009","unstructured":"Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , and Jude A . Rivers . 2009 . Scalable High Performance Main Memory System Using Phasechange Memory Technology . (June 2009). Moinuddin K. Qureshi, Vijayalakshmi Srinivasan, and Jude A. Rivers. 2009. Scalable High Performance Main Memory System Using Phasechange Memory Technology. (June 2009)."},{"key":"e_1_3_2_1_76_1","volume-title":"Proceedings of the 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Ren J.","unstructured":"J. Ren , J. Zhao , S. Khan , J. Choi , Y. Wu , and O. Mutiu . 2015. ThyNVM: Enabling software-transparent crash consistency in persistent memory systems . In Proceedings of the 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) . Waikiki, Hawaii. J. Ren, J. Zhao, S. Khan, J. Choi, Y. Wu, and O. Mutiu. 2015. ThyNVM: Enabling software-transparent crash consistency in persistent memory systems. In Proceedings of the 48th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). Waikiki, Hawaii."},{"key":"e_1_3_2_1_77_1","unstructured":"ScyllaDB \/ seastar. 2015. Exceptions are not scalable #73. (2015). https:\/\/github.com\/scylladb\/seastar\/issues\/73  ScyllaDB \/ seastar. 2015. Exceptions are not scalable #73. (2015). https:\/\/github.com\/scylladb\/seastar\/issues\/73"},{"key":"e_1_3_2_1_78_1","volume-title":"Proceedings of the 22nd ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). Xi'an, China.","author":"Seo Jihye","unstructured":"Jihye Seo , Wook-Hee Kim , Woongki Baek , Beomseok Nam , and Sam H. Noh . 2017. Failure-Atomic Slotted Paging for Persistent Memory . In Proceedings of the 22nd ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). Xi'an, China. Jihye Seo,Wook-Hee Kim,Woongki Baek, Beomseok Nam, and Sam H. Noh. 2017. Failure-Atomic Slotted Paging for Persistent Memory. In Proceedings of the 22nd ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). Xi'an, China."},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/3183713.3196904"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124539"},{"key":"e_1_3_2_1_81_1","volume-title":"Proceedings of the 44th ACM\/IEEE International Symposium on Computer Architecture (ISCA)","author":"Shin Seunghee","year":"2018","unstructured":"Seunghee Shin , James Tuck , and Yan Solihin . 2018 . Hiding the Long Latency of Persist Barriers Using Speculative Execution . In Proceedings of the 44th ACM\/IEEE International Symposium on Computer Architecture (ISCA) . Toronto, Canada. Seunghee Shin, James Tuck, and Yan Solihin. 2018. Hiding the Long Latency of Persist Barriers Using Speculative Execution. In Proceedings of the 44th ACM\/IEEE International Symposium on Computer Architecture (ISCA). Toronto, Canada."},{"key":"e_1_3_2_1_82_1","volume-title":"Proceedings of the 16th USENIX Conference on File and Storage Technologies (FAST)","author":"Talpey Tom","year":"2018","unstructured":"Tom Talpey and Andy Ruddof . 2018 . Advanced Persistent Memory Programming: Local, Remote and Cross-Platform . In Proceedings of the 16th USENIX Conference on File and Storage Technologies (FAST) . Oakland, California, USA. https:\/\/www.usenix.org\/conference\/fast18\/ training-program Tom Talpey and Andy Ruddof. 2018. Advanced Persistent Memory Programming: Local, Remote and Cross-Platform. In Proceedings of the 16th USENIX Conference on File and Storage Technologies (FAST). Oakland, California, USA. https:\/\/www.usenix.org\/conference\/fast18\/ training-program"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522713"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/3183713.3196897"},{"key":"e_1_3_2_1_85_1","volume-title":"Proceedings of the 21st ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)","author":"Volos Haris","unstructured":"Haris Volos , Andres Jaan Tack , and Michael M. Swift . 2016. Mnemosyne: Lightweight Persistent Memory . In Proceedings of the 21st ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) . Atlanta, GA. Haris Volos, Andres Jaan Tack, and Michael M. Swift. 2016. Mnemosyne: Lightweight Persistent Memory. In Proceedings of the 21st ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). Atlanta, GA."},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901356"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.14778\/2732951.2732960"},{"key":"e_1_3_2_1_88_1","volume-title":"Proceedings of the 2018 ACM SIGMOD\/PODS Conference","author":"Wang Ziqi","unstructured":"Ziqi Wang , Andrew Pavlo , Hyeontaek Lim , Viktor Leis , Huanchen Zhang , Michael Kaminsky , and David G. Andersen . 2018. Building a Bw-Tree Takes More Than Just Buzz Words . In Proceedings of the 2018 ACM SIGMOD\/PODS Conference . Houston, TX, USA. Ziqi Wang, Andrew Pavlo, Hyeontaek Lim, Viktor Leis, Huanchen Zhang, Michael Kaminsky, and David G. Andersen. 2018. Building a Bw-Tree Takes More Than Just Buzz Words. In Proceedings of the 2018 ACM SIGMOD\/PODS Conference. Houston, TX, USA."},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.14778\/3067421.3067427"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132761"},{"key":"e_1_3_2_1_91_1","volume-title":"Proceedings of the 13th USENIX Conference on File and Storage Technologies (FAST)","author":"Yang Jun","year":"2015","unstructured":"Jun Yang , Qingsong Wei , Cheng Chen , Chundong Wang , Khai Leong Yong , and Bingsheng He . 2015 . NV-Tree: Reducing Consistency Cost for NVM-based Single Level Systems . In Proceedings of the 13th USENIX Conference on File and Storage Technologies (FAST) . Santa Clara, California, USA. Jun Yang, Qingsong Wei, Cheng Chen, Chundong Wang, Khai Leong Yong, and Bingsheng He. 2015. NV-Tree: Reducing Consistency Cost for NVM-based Single Level Systems. In Proceedings of the 13th USENIX Conference on File and Storage Technologies (FAST). Santa Clara, California, USA."},{"key":"e_1_3_2_1_92_1","volume-title":"Proceedings of the 20th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)","author":"Young Vinson","unstructured":"Vinson Young , Prashant J. Nair , and Moinuddin K. Qureshi . 2015. DEUCE: Write-Efficient Encryption for Non-Volatile Memories . In Proceedings of the 20th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) . Istanbul, Turkey. Vinson Young, Prashant J. Nair, and Moinuddin K. Qureshi. 2015. DEUCE: Write-Efficient Encryption for Non-Volatile Memories. In Proceedings of the 20th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). Istanbul, Turkey."},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.14778\/2735508.2735511"},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694370"},{"key":"e_1_3_2_1_95_1","volume-title":"Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"Zhao J.","unstructured":"J. Zhao , S. Li , D. H. Yoon , Y. Xie , and N. P. Jouppi . 2013. Kiln: Closing the performance gap between systems with and without persistence support . In Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) . Davis, CA, USA, 421--432. J. Zhao, S. Li, D. H. Yoon, Y. Xie, and N. P. Jouppi. 2013. Kiln: Closing the performance gap between systems with and without persistence support. In Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). Davis, CA, USA, 421--432."},{"key":"e_1_3_2_1_96_1","volume-title":"Proceedings of the 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI)","author":"Zuo Pengfei","year":"2018","unstructured":"Pengfei Zuo , Yu Hua , and Jie Wu . 2018 . Write-Optimized and High- Performance Hashing Index Scheme for Persistent Memory . In Proceedings of the 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI) . Carlsbad, CA. Pengfei Zuo, Yu Hua, and Jie Wu. 2018. Write-Optimized and High- Performance Hashing Index Scheme for Persistent Memory. In Proceedings of the 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI). Carlsbad, CA."}],"event":{"name":"ASPLOS '20: Architectural Support for Programming Languages and Operating Systems","location":"Lausanne Switzerland","acronym":"ASPLOS '20","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373376.3378483","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373376.3378483","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:32:59Z","timestamp":1750199579000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373376.3378483"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,9]]},"references-count":96,"alternative-id":["10.1145\/3373376.3378483","10.1145\/3373376"],"URL":"https:\/\/doi.org\/10.1145\/3373376.3378483","relation":{},"subject":[],"published":{"date-parts":[[2020,3,9]]},"assertion":[{"value":"2020-03-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}