{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T14:46:48Z","timestamp":1776955608030,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":72,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,3,9]],"date-time":"2020-03-09T00:00:00Z","timestamp":1583712000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,3,9]]},"DOI":"10.1145\/3373376.3378491","type":"proceedings-article","created":{"date-parts":[[2020,3,13]],"date-time":"2020-03-13T22:37:01Z","timestamp":1584139021000},"page":"845-858","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":82,"title":["Virtualizing FPGAs in the Cloud"],"prefix":"10.1145","author":[{"given":"Yue","family":"Zha","sequence":"first","affiliation":[{"name":"University of Pennsylvania, Philadelphia, PA, USA"}]},{"given":"Jing","family":"Li","sequence":"additional","affiliation":[{"name":"University of Pennsylvania, Philadelphia, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2020,3,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Amazon. 2016. Amazon EC2 F1 Instances . https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/.  Amazon. 2016. Amazon EC2 F1 Instances . https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/."},{"key":"e_1_3_2_1_2_1","unstructured":"Amazon. 2017. Accelerated Computing on AWS . http:\/\/asapconference.org\/slides\/amazon.pdf .  Amazon. 2017. Accelerated Computing on AWS . http:\/\/asapconference.org\/slides\/amazon.pdf ."},{"key":"e_1_3_2_1_3_1","first-page":"338","volume-title":"10th IEEE Conference on","volume":"2","author":"Andrews David","year":"2005"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/322374.322380"},{"key":"e_1_3_2_1_5_1","volume-title":"ZUMA: An Open FPGA Overlay Architecture","author":"Brant Alexander","year":"2012"},{"key":"e_1_3_2_1_6_1","volume-title":"Alberto Leon Garcia, and Paul Chow","author":"Byma Stuart","year":"2014"},{"key":"e_1_3_2_1_7_1","unstructured":"Cadence. 2017. Protium S1 FPGA-Based Prototyping Platform . https:\/\/www.cadence.com\/content\/dam\/cadence-www\/global\/en_US\/documents\/tools\/system-design-verification\/protium-s1-fpga-based-prototyping-platform-ds.pdf .  Cadence. 2017. Protium S1 FPGA-Based Prototyping Platform . https:\/\/www.cadence.com\/content\/dam\/cadence-www\/global\/en_US\/documents\/tools\/system-design-verification\/protium-s1-fpga-based-prototyping-platform-ds.pdf ."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","volume-title":"A High-Performance Overlay Architecture for Pipelined Execution of Data Flow Graphs","author":"Capalija Davor","DOI":"10.1109\/FPL.2013.6645515"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44614-1_65"},{"key":"e_1_3_2_1_10_1","unstructured":"Eylon Caspi Andr\u00e9 DeHon and John Wawrzynek. 2001. A Streaming Multi-Threaded Model .  Eylon Caspi Andr\u00e9 DeHon and John Wawrzynek. 2001. A Streaming Multi-Threaded Model ."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597929"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071131"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485945"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"Eric S Chung James C Hoe and Ken Mai. 2011. CoRAM: an in-fabric memory architecture for FPGA-based computing. In FPGA. ACM 97--106.  Eric S Chung James C Hoe and Ken Mai. 2011. CoRAM: an in-fabric memory architecture for FPGA-based computing. In FPGA. ACM 97--106.","DOI":"10.1145\/1950413.1950435"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878966"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","volume-title":"From OpenCL to High-Performance Hardware on FPGAs","author":"Czajkowski Tomasz S","DOI":"10.1109\/FPL.2012.6339272"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847339"},{"key":"e_1_3_2_1_19_1","unstructured":"Guohao Dai Tianhao Huang Yuze Chi Ningyi Xu Yu Wang and Huazhong Yang. 2017. ForeGraph: Exploring Large-Scale Graph Processing on multi-FPGA Architecture. In FPGA. ACM 217--226.  Guohao Dai Tianhao Huang Yuze Chi Ningyi Xu Yu Wang and Huazhong Yang. 2017. ForeGraph: Exploring Large-Scale Graph Processing on multi-FPGA Architecture. In FPGA. ACM 217--226."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2006.02.009"},{"key":"e_1_3_2_1_21_1","volume-title":"GraVF: A Vertex-Centric Distributed Graph Processing Framework on FPGAs","author":"Engelhardt Nina"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/CloudCom.2015.60"},{"key":"e_1_3_2_1_23_1","first-page":"30","article-title":"Vivado Design Suite","volume":"5","author":"Feist Tom","year":"2012","journal-title":"White Paper"},{"key":"e_1_3_2_1_24_1","volume-title":"FPGAs for Software Programmers","author":"Fleming Kermin"},{"key":"e_1_3_2_1_25_1","volume-title":"et almbox","author":"Fowers Jeremy","year":"2018"},{"key":"e_1_3_2_1_26_1","volume-title":"mbox","author":"Phil Francisco","year":"2011"},{"key":"e_1_3_2_1_27_1","unstructured":"Ga\u00ebl Guennebaud and Beno\u00eet Jacob and others. 2010. Eigen v3. http:\/\/eigen.tuxfamily.org.  Ga\u00ebl Guennebaud and Beno\u00eet Jacob and others. 2010. Eigen v3. http:\/\/eigen.tuxfamily.org."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"crossref","unstructured":"Chang Gao Daniel Neil Enea Ceolini Shih-Chii Liu and Tobi Delbruck. 2018. DeltaRNN: A Power-efficient Recurrent Neural Network Accelerator. In FPGA. ACM 21--30.  Chang Gao Daniel Neil Enea Ceolini Shih-Chii Liu and Tobi Delbruck. 2018. DeltaRNN: A Power-efficient Recurrent Neural Network Accelerator. In FPGA. ACM 21--30.","DOI":"10.1145\/3174243.3174261"},{"key":"e_1_3_2_1_29_1","volume-title":"FPDeep: Acceleration and Load Balancing of CNN Training on FPGA Clusters","author":"Geng Tong"},{"key":"e_1_3_2_1_30_1","unstructured":"Intel. 2017. Intel FPGA SDK For OpenCL . https:\/\/www.intel.com\/content\/www\/us\/en\/software\/programmable\/sdk-for-opencl\/overview.html .  Intel. 2017. Intel FPGA SDK For OpenCL . https:\/\/www.intel.com\/content\/www\/us\/en\/software\/programmable\/sdk-for-opencl\/overview.html ."},{"key":"e_1_3_2_1_31_1","volume-title":"FUSE: Front-end User Framework for O\/S Abstraction of Hardware Accelerators","author":"Ismail Aws","year":"2011"},{"key":"e_1_3_2_1_32_1","volume-title":"Efficient Overlay Architecture based on DSP Blocks","author":"Jain Abhishek Kumar"},{"key":"e_1_3_2_1_33_1","volume-title":"et almbox","author":"Jun Sang-Woo","year":"2015"},{"key":"e_1_3_2_1_34_1","first-page":"65","article-title":"Benefits of Partial Reconfiguration","volume":"55","author":"Kao Cindy","year":"2005","journal-title":"Xcell journal"},{"key":"e_1_3_2_1_35_1","volume-title":"OSDI","author":"Khawaja Ahmed"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"crossref","unstructured":"Robert Kirchgessner Greg Stitt Alan George and Herman Lam. 2012. VirtualRC: a virtual FPGA platform for applications and tools portability. In FPGA . ACM 205--208.  Robert Kirchgessner Greg Stitt Alan George and Herman Lam. 2012. VirtualRC: a virtual FPGA platform for applications and tools portability. In FPGA . ACM 205--208.","DOI":"10.1145\/2145694.2145728"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2015.37"},{"key":"e_1_3_2_1_38_1","volume-title":"RC3E: Provision and Management of Reconfigurable Hardware Accelerators in a Cloud Environment . arXiv preprint arXiv:1508.06843","author":"Knodel Oliver","year":"2015"},{"key":"e_1_3_2_1_39_1","volume-title":"An efficient FPGA overlay for portable custom instruction set extensions","author":"Koch Dirk"},{"key":"e_1_3_2_1_40_1","volume-title":"Dennis RE Gnad, and Mehdi B Tahoori","author":"Krautter Jonas","year":"2018"},{"key":"e_1_3_2_1_41_1","volume-title":"RapidWright: Enabling Custom Crafted Implementations for FPGAs","author":"Lavin Chris"},{"key":"e_1_3_2_1_42_1","volume-title":"Anuj Kalia, Michael Kaminsky, David G Andersen, O Seongil, Sukhan Lee, and Pradeep Dubey.","author":"Li Sheng","year":"2015"},{"key":"e_1_3_2_1_43_1","unstructured":"Yixing Li Zichuan Liu Kai Xu Hao Yu and Fengbo Ren. 2017. A 7.663-TOPS 8.2-W Energy-efficient FPGA Accelerator for Binary Convolutional Neural Networks. In FPGA. ACM 290--291.  Yixing Li Zichuan Liu Kai Xu Hao Yu and Fengbo Ren. 2017. A 7.663-TOPS 8.2-W Energy-efficient FPGA Accelerator for Binary Convolutional Neural Networks. In FPGA. ACM 290--291."},{"key":"e_1_3_2_1_44_1","volume-title":"POLAR: Placement based on novel rough legalization and refinement","author":"Lin Tao","year":"2013"},{"key":"e_1_3_2_1_45_1","volume-title":"FPT","author":"Liu Cheng"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1596532.1596540"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"e_1_3_2_1_48_1","volume-title":"Marcio M Fernandes, and Eduardo Marques.","author":"Menotti Ricardo","year":"2009"},{"key":"e_1_3_2_1_49_1","volume-title":"Real-time AI: Microsoft announces preview of Project Brainwave . https:\/\/blogs.microsoft.com\/ai\/build-2018-project-brainwave\/.","year":"2018"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"crossref","unstructured":"Tayo Oguntebi and Kunle Olukotun. 2016. GraphOps: A Dataflow Library for Graph Analytics Acceleration. In FPGA. ACM 111--117.  Tayo Oguntebi and Kunle Olukotun. 2016. GraphOps: A Dataflow Library for Graph Analytics Acceleration. In FPGA. ACM 111--117.","DOI":"10.1145\/2847263.2847337"},{"key":"e_1_3_2_1_51_1","volume-title":"Energy Efficient Architecture for Graph Analytics Accelerators","author":"Ozdal Muhammet Mustafa"},{"key":"e_1_3_2_1_52_1","volume-title":"FPGA-based Accelerator Design From A Domain-Specific Language","author":"\u00d6zkan M Akif"},{"key":"e_1_3_2_1_53_1","volume-title":"Preston Olds, and Hadi Esmaeilzadeh.","author":"Park Jongse","year":"2017"},{"key":"e_1_3_2_1_54_1","unstructured":"Christian Plessl and Marco Platzner. 2004. Virtualization of Hardware-Introduction and Survey.. In ERSA. Citeseer 63--69.  Christian Plessl and Marco Platzner. 2004. Virtualization of Hardware-Introduction and Survey.. In ERSA. Citeseer 63--69."},{"key":"e_1_3_2_1_55_1","volume-title":"Chenkai Shao, Asit Mishra, and Hadi Esmaeilzadeh.","author":"Sharma Hardik","year":"2016"},{"key":"e_1_3_2_1_56_1","first-page":"14","article-title":"A Unified Hardware\/Software Runtime Environment for FPGA-based Reconfigurable Computers using BORPH","volume":"7","author":"Kwok-Hay So Hayden","year":"2008","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"crossref","unstructured":"Naveen Suda Vikas Chandra Ganesh Dasika Abinash Mohanty Yufei Ma Sarma Vrudhula Jae-sun Seo and Yu Cao. 2016. Throughput-Optimized OpenCL-based FPGA Accelerator for Large-Scale Convolutional Neural Networks. In FPGA. ACM 16--25.  Naveen Suda Vikas Chandra Ganesh Dasika Abinash Mohanty Yufei Ma Sarma Vrudhula Jae-sun Seo and Yu Cao. 2016. Throughput-Optimized OpenCL-based FPGA Accelerator for Large-Scale Convolutional Neural Networks. In FPGA. ACM 16--25.","DOI":"10.1145\/2847263.2847276"},{"key":"e_1_3_2_1_58_1","unstructured":"TACC. [n.d.]. Catapult - Texas Advanced Computing Center . https:\/\/www.tacc.utexas.edu\/systems\/catapult\/.  TACC. [n.d.]. Catapult - Texas Advanced Computing Center . https:\/\/www.tacc.utexas.edu\/systems\/catapult\/."},{"key":"e_1_3_2_1_59_1","volume-title":"Performance And Power Management For Cloud Infrastructures. In 2010 IEEE 3rd International Conference on Cloud Computing. IEEE, 329--336","author":"Van Hien Nguyen","year":"2010"},{"key":"e_1_3_2_1_60_1","volume-title":"Simulated annealing: Theory and applications","author":"Van Laarhoven Peter JM"},{"key":"e_1_3_2_1_61_1","volume-title":"System-Level FPGA Device Driver With High-Level Synthesis Support","author":"Vipin Kizheppatt"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"crossref","unstructured":"Shuo Wang Zhe Li Caiwen Ding Bo Yuan Qinru Qiu Yanzhi Wang and Yun Liang. 2018. C-LSTM: Enabling Efficient LSTM using Structured Compression Techniques on FPGAs. In FPGA. ACM 11--20.  Shuo Wang Zhe Li Caiwen Ding Bo Yuan Qinru Qiu Yanzhi Wang and Yun Liang. 2018. C-LSTM: Enabling Efficient LSTM using Structured Compression Techniques on FPGAs. In FPGA. ACM 11--20.","DOI":"10.1145\/3174243.3174253"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"crossref","unstructured":"Jagath Weerasinghe Francois Abel Christoph Hagleitner and Andreas Herkersdorf. 2015. Enabling FPGAs in hyperscale data centers. In Ubiquitous Intelligence and Computing and 2015 IEEE 12th Intl Conf on Autonomic and Trusted Computing and 2015 IEEE 15th Intl Conf on Scalable Computing and Communications and Its Associated Workshops (UIC-ATC-ScalCom) 2015 IEEE 12th Intl Conf on. IEEE 1078--1086.  Jagath Weerasinghe Francois Abel Christoph Hagleitner and Andreas Herkersdorf. 2015. Enabling FPGAs in hyperscale data centers. In Ubiquitous Intelligence and Computing and 2015 IEEE 12th Intl Conf on Autonomic and Trusted Computing and 2015 IEEE 15th Intl Conf on Scalable Computing and Communications and Its Associated Workshops (UIC-ATC-ScalCom) 2015 IEEE 12th Intl Conf on. IEEE 1078--1086.","DOI":"10.1109\/UIC-ATC-ScalCom-CBDCom-IoP.2015.199"},{"key":"e_1_3_2_1_64_1","volume-title":"Peng Zhang, Youxiang Chen, Yuxin Wang, Han Hu, Yun Liang, and Jason Cong.","author":"Wei Xuechao","year":"2017"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032514"},{"key":"e_1_3_2_1_66_1","volume-title":"ICCAD","author":"Wu Yu-Liang"},{"key":"e_1_3_2_1_67_1","unstructured":"Xilinx. 2017. Vivado Design Suite User Guide Hierarchical Design . https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2017_1\/ug905-vivado-hierarchical-design.pdf .  Xilinx. 2017. Vivado Design Suite User Guide Hierarchical Design . https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2017_1\/ug905-vivado-hierarchical-design.pdf ."},{"key":"e_1_3_2_1_68_1","unstructured":"Xilinx. 2018. Vivado Design Suite User Guide Partial Reconfiguration . https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2018_1\/ug909-vivado-partial-reconfiguration.pdf .  Xilinx. 2018. Vivado Design Suite User Guide Partial Reconfiguration . https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2018_1\/ug909-vivado-partial-reconfiguration.pdf ."},{"key":"e_1_3_2_1_69_1","volume-title":"International Conference on Field Programmable Logic and Applications. IEEE, 555--558","author":"Xu Yonghong","year":"2005"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"crossref","unstructured":"Jialiang Zhang and Jing Li. 2017. Improving the Performance of OpenCL-based FPGA Accelerator for Convolutional Neural Network. In FPGA. ACM 25--34.  Jialiang Zhang and Jing Li. 2017. Improving the Performance of OpenCL-based FPGA Accelerator for Convolutional Neural Network. In FPGA. ACM 25--34.","DOI":"10.1145\/3020078.3021698"},{"key":"e_1_3_2_1_71_1","volume-title":"FPGA-based Remote Power Side-Channel Attacks. In 2018 IEEE Symposium on Security and Privacy . IEEE, 229--244","author":"Zhao Mark","year":"2018"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"crossref","unstructured":"Ritchie Zhao Weinan Song Wentao Zhang Tianwei Xing Jeng-Hau Lin Mani Srivastava Rajesh Gupta and Zhiru Zhang. 2017. Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs. In FPGA. ACM 15--24.  Ritchie Zhao Weinan Song Wentao Zhang Tianwei Xing Jeng-Hau Lin Mani Srivastava Rajesh Gupta and Zhiru Zhang. 2017. Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs. In FPGA. ACM 15--24.","DOI":"10.1145\/3020078.3021741"}],"event":{"name":"ASPLOS '20: Architectural Support for Programming Languages and Operating Systems","location":"Lausanne Switzerland","acronym":"ASPLOS '20","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373376.3378491","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373376.3378491","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:32:59Z","timestamp":1750199579000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373376.3378491"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,9]]},"references-count":72,"alternative-id":["10.1145\/3373376.3378491","10.1145\/3373376"],"URL":"https:\/\/doi.org\/10.1145\/3373376.3378491","relation":{},"subject":[],"published":{"date-parts":[[2020,3,9]]},"assertion":[{"value":"2020-03-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}