{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T16:48:57Z","timestamp":1771951737013,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,3,9]],"date-time":"2020-03-09T00:00:00Z","timestamp":1583712000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1651570"],"award-info":[{"award-number":["CNS-1651570"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,3,9]]},"DOI":"10.1145\/3373376.3378495","type":"proceedings-article","created":{"date-parts":[[2020,3,13]],"date-time":"2020-03-13T22:37:01Z","timestamp":1584139021000},"page":"639-651","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":33,"title":["Fleet"],"prefix":"10.1145","author":[{"given":"James","family":"Thomas","sequence":"first","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]},{"given":"Pat","family":"Hanrahan","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]},{"given":"Matei","family":"Zaharia","sequence":"additional","affiliation":[{"name":"Stanford University, Stanford, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2020,3,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n.d.]. Amazon EC2 F1 Instances. https:\/\/aws.amazon.com\/ec2\/ instance-types\/f1\/.  [n.d.]. Amazon EC2 F1 Instances. https:\/\/aws.amazon.com\/ec2\/ instance-types\/f1\/."},{"key":"e_1_3_2_1_2_1","unstructured":"[n.d.]. Intel FPGAs Power Acceleration-as-a-Service for Alibaba Cloud. https:\/\/newsroom.intel.com\/news\/intel-fpgas-poweracceleration- as-a-service-alibaba-cloud\/.  [n.d.]. Intel FPGAs Power Acceleration-as-a-Service for Alibaba Cloud. https:\/\/newsroom.intel.com\/news\/intel-fpgas-poweracceleration- as-a-service-alibaba-cloud\/."},{"key":"e_1_3_2_1_3_1","unstructured":"[n.d.]. Internal Memory (RAM and ROM) User Guide. https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/ pdfs\/literature\/ug\/ug_ram.pdf.  [n.d.]. Internal Memory (RAM and ROM) User Guide. https:\/\/www.intel.com\/content\/dam\/altera-www\/global\/en_US\/ pdfs\/literature\/ug\/ug_ram.pdf."},{"key":"e_1_3_2_1_4_1","unstructured":"[n.d.]. Languages Regex Benchmark. https:\/\/github.com\/mariomka\/ regex-benchmark.  [n.d.]. Languages Regex Benchmark. https:\/\/github.com\/mariomka\/ regex-benchmark."},{"key":"e_1_3_2_1_5_1","unstructured":"[n.d.]. Memory Usage Guide for iCE40 Devices. https: \/\/www.latticesemi.com\/-\/media\/LatticeSemi\/Documents\/ ApplicationNotes\/MO\/MemoryUsageGuideforiCE40Devices. ashx?document_id=47775.  [n.d.]. Memory Usage Guide for iCE40 Devices. https: \/\/www.latticesemi.com\/-\/media\/LatticeSemi\/Documents\/ ApplicationNotes\/MO\/MemoryUsageGuideforiCE40Devices. ashx?document_id=47775."},{"key":"e_1_3_2_1_6_1","unstructured":"[n.d.]. UltraScale Architecture Memory Resources. https: \/\/www.xilinx.com\/support\/documentation\/user_guides\/ug573- ultrascale-memory-resources.pdf.  [n.d.]. UltraScale Architecture Memory Resources. https: \/\/www.xilinx.com\/support\/documentation\/user_guides\/ug573- ultrascale-memory-resources.pdf."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310760"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195647"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1327452.1327492"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830809"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123983"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897824.2925892"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450105"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192379"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.2203"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.14778\/3236187.3236207"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/FDL.2008.4641423"},{"key":"e_1_3_2_1_20_1","volume-title":"Field-Programmable Custom Computing Machines, 2001. FCCM'01. The 9th Annual IEEE Symposium on. IEEE, 227--238","author":"Sidhu Reetinder","year":"2001"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934664"}],"event":{"name":"ASPLOS '20: Architectural Support for Programming Languages and Operating Systems","location":"Lausanne Switzerland","acronym":"ASPLOS '20","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373376.3378495","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373376.3378495","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373376.3378495","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:32:59Z","timestamp":1750199579000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373376.3378495"}},"subtitle":["A Framework for Massively Parallel Streaming on FPGAs"],"short-title":[],"issued":{"date-parts":[[2020,3,9]]},"references-count":21,"alternative-id":["10.1145\/3373376.3378495","10.1145\/3373376"],"URL":"https:\/\/doi.org\/10.1145\/3373376.3378495","relation":{},"subject":[],"published":{"date-parts":[[2020,3,9]]},"assertion":[{"value":"2020-03-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}