{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,13]],"date-time":"2026-04-13T23:15:45Z","timestamp":1776122145803,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":53,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,3,9]],"date-time":"2020-03-09T00:00:00Z","timestamp":1583712000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1823559"],"award-info":[{"award-number":["1823559"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,3,9]]},"DOI":"10.1145\/3373376.3378498","type":"proceedings-article","created":{"date-parts":[[2020,3,13]],"date-time":"2020-03-13T22:37:01Z","timestamp":1584139021000},"page":"513-526","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":68,"title":["Classifying Memory Access Patterns for Prefetching"],"prefix":"10.1145","author":[{"given":"Grant","family":"Ayers","sequence":"first","affiliation":[{"name":"Stanford University & Google, Stanford, CA, USA"}]},{"given":"Heiner","family":"Litz","sequence":"additional","affiliation":[{"name":"University of California, Santa Cruz & Google, Santa Cruz, CA, USA"}]},{"given":"Christos","family":"Kozyrakis","sequence":"additional","affiliation":[{"name":"Stanford University & Google, Stanford, CA, USA"}]},{"given":"Parthasarathy","family":"Ranganathan","sequence":"additional","affiliation":[{"name":"Google, Mountain View, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2020,3,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238005"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379251"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830816"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00061"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322234"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2003.1191551"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106979"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2854038.2854044"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123478"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774869"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937427"},{"key":"e_1_3_2_1_13_1","first-page":"68","volume-title":"Effectiveness of hardware-based stride and sequential prefetching in shared-memory multiprocessors. In hpca","author":"Dahlgren Fredrik","year":"1995","unstructured":"Fredrik Dahlgren and Per Stenstr\u00f6m . Effectiveness of hardware-based stride and sequential prefetching in shared-memory multiprocessors. In hpca , pages 68 -- 77 , 1995 . Fredrik Dahlgren and Per Stenstr\u00f6m. Effectiveness of hardware-based stride and sequential prefetching in shared-memory multiprocessors. In hpca, pages 68--77, 1995."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263597"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353522.1353531"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000108"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591635.2667162"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.10"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.77"},{"key":"e_1_3_2_1_21_1","first-page":"61","volume-title":"The 49th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Hashemi Milad","unstructured":"Milad Hashemi , Onur Mutlu , and Yale N Patt . Continuous runahead : Transparent hardware acceleration for memory intensive workloads . In The 49th Annual IEEE\/ACM International Symposium on Microarchitecture , page 61 . IEEE Press, 2016. Milad Hashemi, Onur Mutlu, and Yale N Patt. Continuous runahead: Transparent hardware acceleration for memory intensive workloads. In The 49th Annual IEEE\/ACM International Symposium on Microarchitecture, page 61. IEEE Press, 2016."},{"key":"e_1_3_2_1_22_1","volume-title":"Spec cpu2006 benchmark descriptions. ACM SIGARCH Computer Architecture News, 34(4):1--17","author":"Henning John L","year":"2006","unstructured":"John L Henning . Spec cpu2006 benchmark descriptions. ACM SIGARCH Computer Architecture News, 34(4):1--17 , 2006 . John L Henning. Spec cpu2006 benchmark descriptions. ACM SIGARCH Computer Architecture News, 34(4):1--17, 2006."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.32"},{"key":"e_1_3_2_1_24_1","volume-title":"Intel x86 encoder decoder (xed). https:\/\/github.com\/intelxed\/xed","year":"2019","unstructured":"Intel. Intel x86 encoder decoder (xed). https:\/\/github.com\/intelxed\/xed , 2019 . Intel. Intel x86 encoder decoder (xed). https:\/\/github.com\/intelxed\/xed, 2019."},{"key":"e_1_3_2_1_25_1","first-page":"1","article-title":"Access map pattern matching for high performance data cache prefetch","volume":"13","author":"Ishii Yasuo","year":"2011","unstructured":"Yasuo Ishii , Mary Inaba , and Kei Hiraki . Access map pattern matching for high performance data cache prefetch . Journal of Instruction-Level Parallelism , 13 : 1 -- 24 , 2011 . Yasuo Ishii, Mary Inaba, and Kei Hiraki. Access map pattern matching for high performance data cache prefetch. Journal of Instruction-Level Parallelism, 13:1--24, 2011.","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540730"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264207"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2014.19"},{"issue":"9","key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","first-page":"1309","DOI":"10.1109\/TPDS.2008.224","article-title":"Prefetching with helper threads for loosely coupled multiprocessor systems","volume":"20","author":"Lee Jaejin","year":"2008","unstructured":"Jaejin Lee , Changhee Jung , Daeseob Lim , and Yan Solihin . Prefetching with helper threads for loosely coupled multiprocessor systems . IEEE Transactions on Parallel and Distributed Systems , 20 ( 9 ): 1309 -- 1324 , 2008 . Jaejin Lee, Changhee Jung, Daeseob Lim, and Yan Solihin. Prefetching with helper threads for loosely coupled multiprocessor systems. IEEE Transactions on Parallel and Distributed Systems, 20(9):1309--1324, 2008.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"e_1_3_2_1_31_1","first-page":"180","volume-title":"Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture","author":"Lu Jiwei","unstructured":"Jiwei Lu , Howard Chen , Rao Fu , Wei-Chung Hsu , Bobbie Othmer , Pen-Chung Yew , and Dong-Yuan Chen . The performance of runtime data cache prefetching in a dynamic optimization system . In Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture , page 180 . IEEE Computer Society, 2003. Jiwei Lu, Howard Chen, Rao Fu, Wei-Chung Hsu, Bobbie Othmer, Pen-Chung Yew, and Dong-Yuan Chen. The performance of runtime data cache prefetching in a dynamic optimization system. In Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture, page 180. IEEE Computer Society, 2003."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.18"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237190"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514217"},{"key":"e_1_3_2_1_35_1","volume-title":"Design and evaluation of a compiler algorithm for prefetching. memory, 100(110):120","author":"Mowry Todd C","year":"1992","unstructured":"Todd C Mowry , Monica S Lam , and Anoop Gupta . Design and evaluation of a compiler algorithm for prefetching. memory, 100(110):120 , 1992 . Todd C Mowry, Monica S Lam, and Anoop Gupta. Design and evaluation of a compiler algorithm for prefetching. memory, 100(110):120, 1992."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1070000"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"e_1_3_2_1_38_1","first-page":"96","volume-title":"IEE Proceedings-","author":"Nesbit Kyle J","year":"2004","unstructured":"Kyle J Nesbit and James E Smith . Data cache prefetching using a global history buffer. In Software , IEE Proceedings- , pages 96 -- 96 . IEEE, 2004 . Kyle J Nesbit and James E Smith. Data cache prefetching using a global history buffer. In Software, IEE Proceedings-, pages 96--96. IEEE, 2004."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658635"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/384265.291034"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/307338.300989"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1183943"},{"key":"e_1_3_2_1_43_1","volume-title":"Computer Architecture (ISCA)","author":"Sanchez Daniel","year":"2013","unstructured":"Daniel Sanchez and Christos Kozyrakis . Zsim : fast and accurate microarchitectural simulation of thousand-core systems . In Computer Architecture (ISCA) , 2013 . Daniel Sanchez and Christos Kozyrakis. Zsim: fast and accurate microarchitectural simulation of thousand-core systems. In Computer Architecture (ISCA), 2013."},{"key":"e_1_3_2_1_44_1","volume-title":"Sequential program prefetching in memory hierarchies. Computer, (12):7--21","author":"Smith Alan Jay","year":"1978","unstructured":"Alan Jay Smith . Sequential program prefetching in memory hierarchies. Computer, (12):7--21 , 1978 . Alan Jay Smith. Sequential program prefetching in memory hierarchies. Computer, (12):7--21, 1978."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003576"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1594835.1504208"},{"key":"e_1_3_2_1_47_1","volume-title":"Xsbench-the development and verification of a performance abstraction for monte carlo reactor analysis. The Role of Reactor Physics toward a Sustainable Future (PHYSOR)","author":"Tramm John R","year":"2014","unstructured":"John R Tramm , Andrew R Siegel , Tanzima Islam , and Martin Schulz . Xsbench-the development and verification of a performance abstraction for monte carlo reactor analysis. The Role of Reactor Physics toward a Sustainable Future (PHYSOR) , 2014 . John R Tramm, Andrew R Siegel, Tanzima Islam, and Martin Schulz. Xsbench-the development and verification of a performance abstraction for monte carlo reactor analysis. The Role of Reactor Physics toward a Sustainable Future (PHYSOR), 2014."},{"key":"e_1_3_2_1_48_1","unstructured":"Vish Viswanathan. Disclosure of hardware prefetcher control on some intel\u00aeprocessors. https:\/\/software.intel.com\/en-us\/articles\/disclosureof- hw-prefetcher-control-on-some-intel-processors. Accessed: 2019- 08-09.  Vish Viswanathan. Disclosure of hardware prefetcher control on some intel\u00aeprocessors. https:\/\/software.intel.com\/en-us\/articles\/disclosureof- hw-prefetcher-control-on-some-intel-processors. Accessed: 2019- 08-09."},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798239"},{"key":"e_1_3_2_1_50_1","volume-title":"High performance compilers for parallel computing","author":"Wolfe Michael Joseph","year":"1996","unstructured":"Michael Joseph Wolfe and Michael Wolfe . High performance compilers for parallel computing , volume 102 . Addison-Wesley Reading , 1996 . Michael Joseph Wolfe and Michael Wolfe. High performance compilers for parallel computing, volume 102. Addison-Wesley Reading, 1996."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322225"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/512529.512555"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.4"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346187"}],"event":{"name":"ASPLOS '20: Architectural Support for Programming Languages and Operating Systems","location":"Lausanne Switzerland","acronym":"ASPLOS '20","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373376.3378498","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373376.3378498","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373376.3378498","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:32:59Z","timestamp":1750199579000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373376.3378498"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,9]]},"references-count":53,"alternative-id":["10.1145\/3373376.3378498","10.1145\/3373376"],"URL":"https:\/\/doi.org\/10.1145\/3373376.3378498","relation":{},"subject":[],"published":{"date-parts":[[2020,3,9]]},"assertion":[{"value":"2020-03-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}