{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,23]],"date-time":"2025-12-23T00:29:14Z","timestamp":1766449754195,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":57,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,3,9]],"date-time":"2020-03-09T00:00:00Z","timestamp":1583712000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2844.001"],"award-info":[{"award-number":["2844.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1651945, 1813797"],"award-info":[{"award-number":["1651945, 1813797"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,3,9]]},"DOI":"10.1145\/3373376.3378510","type":"proceedings-article","created":{"date-parts":[[2020,3,13]],"date-time":"2020-03-13T22:37:01Z","timestamp":1584139021000},"page":"683-697","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["A Benchmark Suite for Evaluating Caches' Vulnerability to Timing Attacks"],"prefix":"10.1145","author":[{"given":"Shuwen","family":"Deng","sequence":"first","affiliation":[{"name":"Yale University, New Haven, CT, USA"}]},{"given":"Wenjie","family":"Xiong","sequence":"additional","affiliation":[{"name":"Yale University, New Haven, CT, USA"}]},{"given":"Jakub","family":"Szefer","sequence":"additional","affiliation":[{"name":"Yale University, New Haven, CT, USA"}]}],"member":"320","published-online":{"date-parts":[[2020,3,13]]},"reference":[{"volume-title":"International Conference on Information and Communications Security. 112--121","author":"Onur","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","unstructured":"Daniel J Bernstein. 2005. Cache-Timing Attacks on AES. (2005).  Daniel J Bernstein. 2005. Cache-Timing Attacks on AES. (2005)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_16"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358310"},{"volume-title":"Sanctum: Minimal Hardware Extensions for Strong Software Isolation. In USENIX Security Symposium (USENIX). 857--874","year":"2016","author":"Costan Victor","key":"e_1_3_2_1_5_1"},{"volume-title":"Thwarting Cache Side-Channel Attacks Through Dynamic Software Diversity. In Network and Distributed System Security Symposium (NDSS). 8--11","year":"2015","author":"Crane Stephen","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","unstructured":"Joan Daemen and Vincent Rijmen. 1999. AES Proposal: Rijndael. (1999).  Joan Daemen and Vincent Rijmen. 1999. AES Proposal: Rijndael. (1999)."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00021"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337172"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-019-00075-9"},{"volume-title":"Secure TLBs. In International Symposium on Computer Architecture (ISCA).","year":"2019","author":"Deng Shuwen","key":"e_1_3_2_1_11_1"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1885194.1885202"},{"key":"e_1_3_2_1_13_1","first-page":"35","article-title":"Non-Monopolizable Caches: Low-Complexity Mitigation of Cache Side Channel Attacks","volume":"8","author":"Domnitser Leonid","year":"2012","journal-title":"Transactions on Architecture and Code Optimization (TACO)"},{"volume-title":"Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In USENIX Security Symposium (USENIX). 955--972","year":"2018","author":"Gras Ben","key":"e_1_3_2_1_14_1"},{"key":"e_1_3_2_1_15_1","unstructured":"Daniel Gruss Cl\u00e9mentine Maurice Klaus Wagner and Stefan Mangard. 2016. Flush  Daniel Gruss Cl\u00e9mentine Maurice Klaus Wagner and Stefan Mangard. 2016. Flush"},{"volume-title":"International Conference on Detection of Intrusions and Malware, and Vulnerability Assessment. 279--299","author":"Flush","key":"e_1_3_2_1_16_1"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124546"},{"volume-title":"Practical Timing Side Channel Attacks Against Kernel Space ASLR. In Symposium on Security and Privacy (S&P). 191--205","year":"2013","author":"Hund Ralf","key":"e_1_3_2_1_19_1"},{"volume-title":"Cross Processor Cache Attacks. In Asia Conference on Computer and Communications Security (AsiaCCS). 353--364","year":"2016","author":"Irazoqui Gorka","key":"e_1_3_2_1_20_1"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062313"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-008-9018-y"},{"volume-title":"DAWG: A Defense Against Cache Timing Attacks in Speculative Execution Processors. In International Symposium on Microarchitecture (MICRO). 974--987","year":"2018","author":"Kiriansky Vladimir","key":"e_1_3_2_1_23_1"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798277"},{"volume-title":"Automatic Quantification of Cache Side-Channels. In International Conference on Computer Aided Verification. 564--580","year":"2012","author":"K\u00f6pf Boris","key":"e_1_3_2_1_26_1"},{"volume-title":"USENIX Workshop on Offensive Technologies (WOOT).","year":"2018","author":"Koruyeh Esmaeil Mohammadian","key":"e_1_3_2_1_27_1"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.14"},{"volume-title":"USENIX Security Symposium (USENIX).","year":"2018","author":"Lipp Moritz","key":"e_1_3_2_1_29_1"},{"volume-title":"CATalyst: Defeating Last-Level Cache Side Channel Attacks in Cloud Computing. In International Symposium on High Performance Computer Architecture (HPCA). 406--418","year":"2016","author":"Liu Fangfei","key":"e_1_3_2_1_30_1"},{"volume-title":"Random Fill Cache Architecture. In International Symposium on Microarchitecture (MICRO). 203--215","year":"2014","author":"Liu Fangfei","key":"e_1_3_2_1_31_1"},{"volume-title":"Symposium on Security and Privacy (S&P). IEEE, 605--622","author":"Liu Fangfei","key":"e_1_3_2_1_32_1"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-20550-2_3"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2768566.2768575"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"Dag Arne Osvik Adi Shamir and Eran Tromer. 2006. Cache Attacks and Countermeasures: the Case of AES. In Cryptographers' Track at the RSA Conference. 1--20.  Dag Arne Osvik Adi Shamir and Eran Tromer. 2006. Cache Attacks and Countermeasures: the Case of AES. In Cryptographers' Track at the RSA Conference. 1--20.","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_36_1","unstructured":"Colin Percival. 2005. Cache Missing for Fun and Profit.  Colin Percival. 2005. Cache Missing for Fun and Profit."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240844"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-29959-0_14"},{"key":"e_1_3_2_1_41_1","article-title":"Survey of Microarchitectural Side and Covert Channels, Attacks, and Defenses","author":"Szefer Jakub","year":"2018","journal-title":"Journal of Hardware and Systems Security (13"},{"volume-title":"CacheD: Identifying Cache-Based Timing Channels in Production Software. In USENIX Security Symposium (USENIX). 235--252","year":"2017","author":"Wang Shuai","key":"e_1_3_2_1_42_1"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898086"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"volume-title":"International Symposium on Microarchitecture (MICRO). 83--93","year":"2008","author":"Wang Zhenghong","key":"e_1_3_2_1_45_1"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.2307\/2332510"},{"volume-title":"USENIX Security Symposium (USENIX).","year":"2019","author":"Werner Mario","key":"e_1_3_2_1_47_1"},{"volume-title":"Leaking Information Through Cache LRU States. In International Symposium on High-Performance Computer Architecture (HPCA).","year":"2020","author":"Xiong Wenjie","key":"e_1_3_2_1_48_1"},{"volume-title":"InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy. In International Symposium on Microarchitecture (MICRO). 428--441","year":"2018","author":"Yan Mengjia","key":"e_1_3_2_1_49_1"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080222"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00004"},{"volume-title":"Mastik: A micro-architectural side-channel toolkit.","year":"2016","author":"Yarom Yuval","key":"e_1_3_2_1_52_1"},{"key":"e_1_3_2_1_53_1","unstructured":"Yuval Yarom and Katrina Falkner. 2014. FLUSH  Yuval Yarom and Katrina Falkner. 2014. FLUSH"},{"volume-title":"USENIX Security Symposium (USENIX). 719--732","author":"RELOAD","key":"e_1_3_2_1_54_1"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2345156.2254078"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694372"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/2664243.2664273"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2487728"}],"event":{"name":"ASPLOS '20: Architectural Support for Programming Languages and Operating Systems","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Lausanne Switzerland","acronym":"ASPLOS '20"},"container-title":["Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373376.3378510","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373376.3378510","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3373376.3378510","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:16Z","timestamp":1750199896000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3373376.3378510"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,9]]},"references-count":57,"alternative-id":["10.1145\/3373376.3378510","10.1145\/3373376"],"URL":"https:\/\/doi.org\/10.1145\/3373376.3378510","relation":{},"subject":[],"published":{"date-parts":[[2020,3,9]]},"assertion":[{"value":"2020-03-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}