{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T16:09:42Z","timestamp":1774541382212,"version":"3.50.1"},"reference-count":50,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2020,3,4]],"date-time":"2020-03-04T00:00:00Z","timestamp":1583280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["1422516"],"award-info":[{"award-number":["1422516"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2020,3,31]]},"abstract":"<jats:p>Indirect memory accesses have irregular access patterns that limit the performance of conventional software and hardware-based prefetchers. To address this problem, we propose the Array Tracking Prefetcher (ATP), which tracks array-based indirect memory accesses using a novel combination of software and hardware. ATP is first configured by special metadata instructions, which are inserted by programmer or compiler to pass data structure traversal knowledge. It then calculates and issues prefetches based on this information. ATP also employs a novel mechanism for dynamically adjusting prefetching distance to reduce early or late prefetches. ATP yields average speedup of 2.17 as compared to a single-core without prefetching. By contrast, the speedup for conventional software and hardware-based prefetching is 1.84 and 1.32, respectively. For four cores, the average speedup for ATP is 1.85, while the corresponding speedups for software and hardware-based prefetching are 1.60 and 1.25, respectively.<\/jats:p>","DOI":"10.1145\/3374216","type":"journal-article","created":{"date-parts":[[2020,3,4]],"date-time":"2020-03-04T12:50:12Z","timestamp":1583326212000},"page":"1-29","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Informed Prefetching for Indirect Memory Accesses"],"prefix":"10.1145","volume":"17","author":[{"given":"Mustafa","family":"Cavus","sequence":"first","affiliation":[{"name":"University of Rhode Island, Kingston, RI, USA"}]},{"given":"Resit","family":"Sendag","sequence":"additional","affiliation":[{"name":"University of Rhode Island, Kingston, RI, USA"}]},{"given":"Joshua J.","family":"Yi","sequence":"additional","affiliation":[{"name":"U.S. Courts, Western District of Texas, Waco, TX"}]}],"member":"320","published-online":{"date-parts":[[2020,3,4]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Jones","author":"Sam Ainsworth","year":"2017","unstructured":"Ainsworth Sam and Timothy M . Jones . 2017 . Software prefetching for indirect memory accesses. In Proceedings of the International Symposium on Code Generation and Optimization. IEEE Press , 305--317. Ainsworth Sam and Timothy M. Jones. 2017. Software prefetching for indirect memory accesses. In Proceedings of the International Symposium on Code Generation and Optimization. IEEE Press, 305--317."},{"key":"e_1_2_1_2_1","volume-title":"Patt","author":"Milad Hashemi","year":"2016","unstructured":"Hashemi Milad , Onur Mutlu , and Yale N . Patt . 2016 . Continuous runahead: Transparent hardware acceleration for memory intensive workloads. In Proceedings of the 49th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Press , 61. Hashemi Milad, Onur Mutlu, and Yale N. Patt. 2016. Continuous runahead: Transparent hardware acceleration for memory intensive workloads. In Proceedings of the 49th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Press, 61."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830807"},{"key":"e_1_2_1_4_1","volume-title":"NAS parallel benchmarks. Encyclopedia of Parallel Computing: 1254--1259","author":"Bailey David H.","unstructured":"David H. Bailey . 2011. NAS parallel benchmarks. Encyclopedia of Parallel Computing: 1254--1259 . David H. Bailey. 2011. NAS parallel benchmarks. Encyclopedia of Parallel Computing: 1254--1259."},{"key":"e_1_2_1_5_1","unstructured":"Page Lawrence Sergey Brin Rajeev Motwani and Terry Winograd. 1999. The PageRank Citation Ranking: Bringing Order to the Web. Stanford InfoLab.  Page Lawrence Sergey Brin Rajeev Motwani and Terry Winograd. 1999. The PageRank Citation Ranking: Bringing Order to the Web. Stanford InfoLab."},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the IEEE International Symposium on Workload Characterization. IEEE, 44--55","author":"Masab Ahmad","year":"2015","unstructured":"Ahmad Masab , Farrukh Hijaz , Qingchuan Shi , and Omer Khan . 2015 . Crono: A benchmark suite for multithreaded graph algorithms executing on futuristic multicores . In Proceedings of the IEEE International Symposium on Workload Characterization. IEEE, 44--55 . Ahmad Masab, Farrukh Hijaz, Qingchuan Shi, and Omer Khan. 2015. Crono: A benchmark suite for multithreaded graph algorithms executing on futuristic multicores. In Proceedings of the IEEE International Symposium on Workload Characterization. IEEE, 44--55."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1137\/0214017"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the IEEE 29th International Conference on Data Engineering (ICDE\u201913)","author":"Cagri Balkesen","year":"2013","unstructured":"Balkesen Cagri , Jens Teubner , Gustavo Alonso , and M. Tamer \u00d6zsu . 2013 . Main-memory hash joins on multi-core CPUs: Tuning to the underlying hardware . In Proceedings of the IEEE 29th International Conference on Data Engineering (ICDE\u201913) . IEEE, 362--373. Balkesen Cagri, Jens Teubner, Gustavo Alonso, and M. Tamer \u00d6zsu. 2013. Main-memory hash joins on multi-core CPUs: Tuning to the underlying hardware. In Proceedings of the IEEE 29th International Conference on Data Engineering (ICDE\u201913). IEEE, 362--373."},{"key":"e_1_2_1_9_1","first-page":"45","article-title":"Introducing the graph 500","volume":"19","author":"Murphy Richard C.","year":"2010","unstructured":"Richard C. Murphy , Kyle B. Wheeler , Brian W. Barrett , and James A. Ang . 2010 . Introducing the graph 500 . Cray Users Group 19 (2010), 45 -- 74 . Richard C. Murphy, Kyle B. Wheeler, Brian W. Barrett, and James A. Ang. 2010. Introducing the graph 500. Cray Users Group 19 (2010), 45--74.","journal-title":"Cray Users Group"},{"key":"e_1_2_1_10_1","volume-title":"Geng Daniel Liu, and Wen-mei W. Hwu","author":"Stratton John A.","year":"2012","unstructured":"John A. Stratton , Christopher Rodrigues , I- Jui Sung , Nady Obeid , Li-Wen Chang , Nasser Anssari , Geng Daniel Liu, and Wen-mei W. Hwu . 2012 . Parboil : A Revised Benchmark Suite for Scientific and Commercial Throughput Computing. Center for Reliable and High-Performance Computing . 127. John A. Stratton, Christopher Rodrigues, I-Jui Sung, Nady Obeid, Li-Wen Chang, Nasser Anssari, Geng Daniel Liu, and Wen-mei W. Hwu. 2012. Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing. Center for Reliable and High-Performance Computing. 127."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.381947"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/358923.358939"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the 24th International Symposium on Computer Architecture. ISCA, 252--263","author":"Joseph J. D.","unstructured":"J. D. Joseph and D. Grunwald . 1997. Prefetching using markov predictors . In Proceedings of the 24th International Symposium on Computer Architecture. ISCA, 252--263 . J. D. Joseph and D. Grunwald. 1997. Prefetching using markov predictors. In Proceedings of the 24th International Symposium on Computer Architecture. ISCA, 252--263."},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the 10th International Symposium on High Performance Computer Architecture. IEEE Computer Society","author":"Nesbit K. J.","unstructured":"K. J. Nesbit and J. E. Smith . 2004. Data cache prefetching using a global history buffer . In Proceedings of the 10th International Symposium on High Performance Computer Architecture. IEEE Computer Society , Los Alamitos, CA, 96--105. K. J. Nesbit and J. E. Smith. 2004. Data cache prefetching using a global history buffer. In Proceedings of the 10th International Symposium on High Performance Computer Architecture. IEEE Computer Society, Los Alamitos, CA, 96--105."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/106975.106979"},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the International Conference on Compiler Construction. Springer","author":"Youfeng Wu","year":"2002","unstructured":"Wu Youfeng , Mauricio Serrano , Rakesh Krishnaiyer , Wei Li , and Jesse Fang . 2002 . Value-profile guided stride prefetching for irregular code . In Proceedings of the International Conference on Compiler Construction. Springer , Berlin, 307--324. Wu Youfeng, Mauricio Serrano, Rakesh Krishnaiyer, Wei Li, and Jesse Fang. 2002. Value-profile guided stride prefetching for irregular code. In Proceedings of the International Conference on Compiler Construction. Springer, Berlin, 307--324."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/248208.237190"},{"key":"e_1_2_1_19_1","volume-title":"SPAID: Software prefetching in pointer- and call-intensive environments. In Proceedings of the 28th International Symposium on Microarchitecture","author":"Lipasti M.","year":"1995","unstructured":"M. Lipasti , W. Schmidt , S. Kunkel , and R. Roediger . 1995 . SPAID: Software prefetching in pointer- and call-intensive environments. In Proceedings of the 28th International Symposium on Microarchitecture . IEEE Computer Society Press , Los Alamitos, CA , 232--236. M. Lipasti, W. Schmidt, S. Kunkel, and R. Roediger. 1995. SPAID: Software prefetching in pointer- and call-intensive environments. In Proceedings of the 28th International Symposium on Microarchitecture. IEEE Computer Society Press, Los Alamitos, CA, 232--236."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2133382.2133384"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_2_1_22_1","volume-title":"Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 301--313","author":"Yuan Chou","year":"2007","unstructured":"Chou Yuan . 2007 . Low-cost epoch-based correlation prefetching for commercial applications . In Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 301--313 . Chou Yuan. 2007. Low-cost epoch-based correlation prefetching for commercial applications. In Proceedings of the 40th Annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 301--313."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1069989"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the ACM\/IEEE Conference on Supercomputing (Supercomputing\u201991)","author":"Jean-Loup Baer","year":"1991","unstructured":"Baer Jean-Loup and Tien-Fu Chen . 1991 . An effective on-chip preloading scheme to reduce data access penalty . In Proceedings of the ACM\/IEEE Conference on Supercomputing (Supercomputing\u201991) . IEEE, 176--186. Baer Jean-Loup and Tien-Fu Chen. 1991. An effective on-chip preloading scheme to reduce data access penalty. In Proceedings of the ACM\/IEEE Conference on Supercomputing (Supercomputing\u201991). IEEE, 176--186."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/325096.325162"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/192007.192014"},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. IEEE, 7--17","author":"Eiman Ebrahimi","unstructured":"Ebrahimi Eiman , Onur Mutlu , and Yale N. Patt . 2009. Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems . In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. IEEE, 7--17 . Ebrahimi Eiman, Onur Mutlu, and Yale N. Patt. 2009. Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. IEEE, 7--17."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/384265.291034"},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the 14th International Conference on Supercomputing. ACM, 176--186","author":"Yang Chia-Lin","unstructured":"Chia-Lin Yang and Alvin R. Lebeck . 2000. Push vs. pull: Data movement for linked data structures . In Proceedings of the 14th International Conference on Supercomputing. ACM, 176--186 . Chia-Lin Yang and Alvin R. Lebeck. 2000. Push vs. pull: Data movement for linked data structures. In Proceedings of the 14th International Conference on Supercomputing. ACM, 176--186."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.491.0127"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.1261824"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555766"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798239"},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the 41st annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 1--10","author":"Michael Ferdman","year":"2008","unstructured":"Ferdman Michael , Thomas F. Wenisch , Anastasia Ailamaki , Babak Falsafi , and Andreas Moshovos . 2008 . Temporal instruction fetch streaming . In Proceedings of the 41st annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 1--10 . Ferdman Michael, Thomas F. Wenisch, Anastasia Ailamaki, Babak Falsafi, and Andreas Moshovos. 2008. Temporal instruction fetch streaming. In Proceedings of the 41st annual IEEE\/ACM International Symposium on Microarchitecture. IEEE Computer Society, 1--10."},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636095"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273440.1250696"},{"key":"e_1_2_1_37_1","volume-title":"Proceedings of the 33rd International Symposium on Computer Architecture (ISCA\u201906)","author":"Stephen Somogyi","year":"2006","unstructured":"Somogyi Stephen , Thomas F. Wenisch , Anastassia Ailamaki , Babak Falsafi , and Andreas Moshovos . 2006 . Spatial memory streaming . In Proceedings of the 33rd International Symposium on Computer Architecture (ISCA\u201906) . IEEE, 252--263. Somogyi Stephen, Thomas F. Wenisch, Anastassia Ailamaki, Babak Falsafi, and Andreas Moshovos. 2006. Spatial memory streaming. In Proceedings of the 33rd International Symposium on Computer Architecture (ISCA\u201906). IEEE, 252--263."},{"key":"e_1_2_1_38_1","volume-title":"Proceedings 29th Annual International Symposium on Computer Architecture. IEEE, 171--182","author":"Yan Solihin","year":"2002","unstructured":"Solihin Yan , Jaejin Lee , and Josep Torrellas . 2002 . Using a user-level memory thread for correlation prefetching . In Proceedings 29th Annual International Symposium on Computer Architecture. IEEE, 171--182 . Solihin Yan, Jaejin Lee, and Josep Torrellas. 2002. Using a user-level memory thread for correlation prefetching. In Proceedings 29th Annual International Symposium on Computer Architecture. IEEE, 171--182."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379250"},{"key":"e_1_2_1_40_1","volume-title":"Proceedings of the 34th International Symposium on Microarchitecture. IEEE Computer Society","author":"Collins J.","unstructured":"J. Collins , D. Tullsen , H. Wand , and J. Shen . 2001. Dynamic speculative precomputation . In Proceedings of the 34th International Symposium on Microarchitecture. IEEE Computer Society , Los Alamitos, CA, 306--317. J. Collins, D. Tullsen, H. Wand, and J. Shen. 2001. Dynamic speculative precomputation. In Proceedings of the 34th International Symposium on Microarchitecture. IEEE Computer Society, Los Alamitos, CA, 306--317."},{"key":"e_1_2_1_41_1","volume-title":"Proceedings of the 35th International Symposium on Microarchitecture. IEEE Computer Society Press","author":"Collins J.","unstructured":"J. Collins , S. Sair , B. Calder , and D. Tullsen . 2002. Pointer cache assisted prefetching . In Proceedings of the 35th International Symposium on Microarchitecture. IEEE Computer Society Press , Los Alamitos, CA, 62--73. J. Collins, S. Sair, B. Calder, and D. Tullsen. 2002. Pointer cache assisted prefetching. In Proceedings of the 35th International Symposium on Microarchitecture. IEEE Computer Society Press, Los Alamitos, CA, 62--73."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605427"},{"key":"e_1_2_1_43_1","volume-title":"Proceedings of the 26th Annual International Symposium on Computer Architecture (ISCA\u201999)","author":"Roth Amir","unstructured":"Amir Roth and Gurindar S. Sohi . 1999. Effective jump-pointer prefetching for linked data structures . In Proceedings of the 26th Annual International Symposium on Computer Architecture (ISCA\u201999) . IEEE Computer Society, Washington, DC, 111--121. Amir Roth and Gurindar S. Sohi. 1999. Effective jump-pointer prefetching for linked data structures. In Proceedings of the 26th Annual International Symposium on Computer Architecture (ISCA\u201999). IEEE Computer Society, Washington, DC, 111--121."},{"key":"e_1_2_1_44_1","volume-title":"Proceedings of the 23rd International Symposium on Computer Architecture. ACM","author":"Zilles C.","unstructured":"C. Zilles and G. Sohi . 2001. Execution-based prediction using speculative slices . In Proceedings of the 23rd International Symposium on Computer Architecture. ACM , New York, NY, 2--13. C. Zilles and G. Sohi. 2001. Execution-based prediction using speculative slices. In Proceedings of the 23rd International Symposium on Computer Architecture. ACM, New York, NY, 2--13."},{"key":"e_1_2_1_45_1","volume-title":"Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA\u201903)","author":"Wang Zhenlin","unstructured":"Zhenlin Wang , Doug Burger , Kathryn S. McKinley , Steven K. Reinhardt , and Charles C. Weems . 2003. Guided region prefetching: A cooperative hardware\/software approach . In Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA\u201903) . ACM, New York, NY, 388--398. Zhenlin Wang, Doug Burger, Kathryn S. McKinley, Steven K. Reinhardt, and Charles C. Weems. 2003. Guided region prefetching: A cooperative hardware\/software approach. In Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA\u201903). ACM, New York, NY, 388--398."},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/605432.605415"},{"key":"e_1_2_1_48_1","volume-title":"Proceedings of the USENIX Conference on Hot Topics in Parallelism (HotPar\u201911)","author":"Eric Lau","year":"2011","unstructured":"Lau Eric , Jason E. Miller , Inseok Choi , Donald Yeung , Saman P. Amarasinghe , and Anant Agarwal . 2011 . Multicore performance optimization using partner cores . In Proceedings of the USENIX Conference on Hot Topics in Parallelism (HotPar\u201911) . Lau Eric, Jason E. Miller, Inseok Choi, Donald Yeung, Saman P. Amarasinghe, and Anant Agarwal. 2011. Multicore performance optimization using partner cores. In Proceedings of the USENIX Conference on Hot Topics in Parallelism (HotPar\u201911)."},{"key":"e_1_2_1_49_1","volume-title":"Proceedings of the 48th International Symposium on Microarchitecture. ACM, 191--203","author":"Jun Ham Tae","year":"2015","unstructured":"Ham Tae Jun , Juan L. Arag\u00f3n , and Margaret Martonosi . 2015 . DeSC: Decoupled supply-compute communication management for heterogeneous architectures . In Proceedings of the 48th International Symposium on Microarchitecture. ACM, 191--203 . Ham Tae Jun, Juan L. Arag\u00f3n, and Margaret Martonosi. 2015. DeSC: Decoupled supply-compute communication management for heterogeneous architectures. In Proceedings of the 48th International Symposium on Microarchitecture. ACM, 191--203."},{"key":"e_1_2_1_50_1","volume-title":"Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques. ACM, 144--153","author":"Ilya Ganusov","year":"2006","unstructured":"Ganusov Ilya and Martin Burtscher . 2006 . Efficient emulation of hardware prefetchers via event-driven helper threading . In Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques. ACM, 144--153 . Ganusov Ilya and Martin Burtscher. 2006. Efficient emulation of hardware prefetchers via event-driven helper threading. In Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques. ACM, 144--153."},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173189"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3374216","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3374216","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:48Z","timestamp":1750200108000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3374216"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,4]]},"references-count":50,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2020,3,31]]}},"alternative-id":["10.1145\/3374216"],"URL":"https:\/\/doi.org\/10.1145\/3374216","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,3,4]]},"assertion":[{"value":"2019-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-03-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}