{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:28:11Z","timestamp":1750220891597,"version":"3.41.0"},"reference-count":47,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2020,1,30]],"date-time":"2020-01-30T00:00:00Z","timestamp":1580342400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003130","name":"Fonds Wetenschappelijk Onderzoek","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003130","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007601","name":"Horizon 2020","doi-asserted-by":"publisher","award":["671653"],"award-info":[{"award-number":["671653"]}],"id":[{"id":"10.13039\/501100007601","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2020,3,31]]},"abstract":"<jats:p>In this work, a novel method for in-circuit debugging on FPGAs is introduced that allows the insertion of low-overhead debugging infrastructure by exploiting the technique of parameterized configurations. This allows the parameterization of the LUTs and the routing infrastructure to create a virtual network of debugging multiplexers. It aims to facilitate debugging, to increase the internal signal observability, and to reduce the debugging (area and reconfiguration) overhead. Signal ranking techniques are also introduced that classify signals that can be traced during debug. Finally, the results of the method are presented and compared with a commercial tool. The area and time results and the tradeoffs between internal signal observability and area and reconfiguration overhead are also explored.<\/jats:p>","DOI":"10.1145\/3375459","type":"journal-article","created":{"date-parts":[[2020,4,4]],"date-time":"2020-04-04T11:09:58Z","timestamp":1585998598000},"page":"1-29","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["In-Circuit Debugging with Dynamic Reconfiguration of FPGA Interconnects"],"prefix":"10.1145","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3430-1007","authenticated-orcid":false,"given":"Alexandra","family":"Kourfali","sequence":"first","affiliation":[{"name":"Ghent University, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[{"name":"Ghent University, Belgium"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,1,30]]},"reference":[{"key":"e_1_2_1_1_1","first-page":"6","article-title":"A scalable formal debugging approach with auto-correction capability based on static slicing and dynamic ranking for RTL datapath designs","volume":"64","author":"Alizadeh B.","year":"2015","unstructured":"B. Alizadeh , P. Behnam , and S. Sadeghi-Kohan . 2015 . A scalable formal debugging approach with auto-correction capability based on static slicing and dynamic ranking for RTL datapath designs . IEEE Trans. Comput. 64 , 6 (Jun. 2015), 1564--1578. DOI:https:\/\/doi.org\/10.1109\/TC.2014.2329687 10.1109\/TC.2014.2329687 B. Alizadeh, P. Behnam, and S. Sadeghi-Kohan. 2015. A scalable formal debugging approach with auto-correction capability based on static slicing and dynamic ranking for RTL datapath designs. IEEE Trans. Comput. 64, 6 (Jun. 2015), 1564--1578. DOI:https:\/\/doi.org\/10.1109\/TC.2014.2329687","journal-title":"IEEE Trans. Comput."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.77"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.14"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874856"},{"key":"e_1_2_1_5_1","article-title":"Dynamic data folding with parameterizable FPGA configurations","volume":"16","author":"Bruneel Karel","year":"2011","unstructured":"Karel Bruneel , Wim Heirman , and Dirk Stroobandt . 2011 . Dynamic data folding with parameterizable FPGA configurations . ACM Trans. Des. Autom. Electr. Syst. 16 , 4, Article 43 (Oct. 2011), 29 pages. DOI:https:\/\/doi.org\/10.1145\/2003695.2003703 10.1145\/2003695.2003703 Karel Bruneel, Wim Heirman, and Dirk Stroobandt. 2011. Dynamic data folding with parameterizable FPGA configurations. ACM Trans. Des. Autom. Electr. Syst. 16, 4, Article 43 (Oct. 2011), 29 pages. DOI:https:\/\/doi.org\/10.1145\/2003695.2003703","journal-title":"ACM Trans. Des. Autom. Electr. Syst."},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272519"},{"key":"e_1_2_1_7_1","volume-title":"Wilton","author":"Eslami Fatemeh","year":"2016","unstructured":"Fatemeh Eslami , Eddie Hung , and Steven J. E . Wilton . 2016 . Enabling effective FPGA debug using overlays: Opportunities and challenges. CoRR abs\/1606.06457 (2016). arxiv:1606.06457 http:\/\/arxiv.org\/abs\/1606.06457. Fatemeh Eslami, Eddie Hung, and Steven J. E. Wilton. 2016. Enabling effective FPGA debug using overlays: Opportunities and challenges. CoRR abs\/1606.06457 (2016). arxiv:1606.06457 http:\/\/arxiv.org\/abs\/1606.06457."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2015.7393127"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744921"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279467"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.35"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2015.25"},{"key":"e_1_2_1_13_1","first-page":"1","article-title":"Signal-tracing techniques for in-system FPGA debugging of high-level synthesis circuits","volume":"36","author":"Goeders J.","year":"2017","unstructured":"J. Goeders and S. J. E. Wilton . 2017 . Signal-tracing techniques for in-system FPGA debugging of high-level synthesis circuits . IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 36 , 1 (Jan. 2017), 83--96. DOI:https:\/\/doi.org\/10.1109\/TCAD.2016.2565204 10.1109\/TCAD.2016.2565204 J. Goeders and S. J. E. Wilton. 2017. Signal-tracing techniques for in-system FPGA debugging of high-level synthesis circuits. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 36, 1 (Jan. 2017), 83--96. DOI:https:\/\/doi.org\/10.1109\/TCAD.2016.2565204","journal-title":"IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst."},{"volume-title":"Proceedings of the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\u201901)","author":"Graham P.","key":"e_1_2_1_14_1","unstructured":"P. Graham , B. Nelson , and B. Hutchings . 2001. Instrumenting bitstreams for debugging FPGA circuits . In Proceedings of the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\u201901) . 41--50. P. Graham, B. Nelson, and B. Hutchings. 2001. Instrumenting bitstreams for debugging FPGA circuits. In Proceedings of the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\u201901). 41--50."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2751558"},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL\u201912)","author":"Heyse K.","year":"2012","unstructured":"K. Heyse , K. Bruneel , and D. Stroobandt . 2012. Mapping logic to reconfigurable FPGA routing . In Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL\u201912) . 315--321. DOI:https:\/\/doi.org\/10.1109\/FPL. 2012 .6339224 10.1109\/FPL.2012.6339224 K. Heyse, K. Bruneel, and D. Stroobandt. 2012. Mapping logic to reconfigurable FPGA routing. In Proceedings of the 22nd International Conference on Field Programmable Logic and Applications (FPL\u201912). 315--321. DOI:https:\/\/doi.org\/10.1109\/FPL.2012.6339224"},{"key":"e_1_2_1_17_1","first-page":"4","article-title":"Debug support for complex systems on-chip: A review","volume":"153","author":"Hopkins A. B. T.","year":"2006","unstructured":"A. B. T. Hopkins and K. D. McDonald-Maier . 2006 . Debug support for complex systems on-chip: A review . IEEE Proc. Comput. Dig. Techn. 153 , 4 (Jul. 2006), 197--207. DOI:https:\/\/doi.org\/10.1049\/ip-cdt:20050194 10.1049\/ip-cdt:20050194 A. B. T. Hopkins and K. D. McDonald-Maier. 2006. Debug support for complex systems on-chip: A review. IEEE Proc. Comput. Dig. Techn. 153, 4 (Jul. 2006), 197--207. DOI:https:\/\/doi.org\/10.1049\/ip-cdt:20050194","journal-title":"IEEE Proc. Comput. Dig. Techn."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718324"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927497"},{"volume-title":"Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA\u201913)","author":"Hung Eddie","key":"e_1_2_1_20_1","unstructured":"Eddie Hung and Steven J. E. Wilton . 2013. Towards simulator-like observability for FPGAs: A virtual overlay network for trace-buffers . In Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA\u201913) . ACM, New York, NY, 19--28. DOI:https:\/\/doi.org\/10.1145\/2435264.2435272 10.1145\/2435264.2435272 Eddie Hung and Steven J. E. Wilton. 2013. Towards simulator-like observability for FPGAs: A virtual overlay network for trace-buffers. In Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA\u201913). ACM, New York, NY, 19--28. DOI:https:\/\/doi.org\/10.1145\/2435264.2435272"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2202409"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2255071"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.29"},{"volume-title":"Quartus Prime Standard Edition Handbook, Volume 3: Verification: Design and Debugging with the SignalTap II Logic Analyzer. Retrieved","year":"2019","key":"e_1_2_1_24_1","unstructured":"Intel. 2019. Quartus Prime Standard Edition Handbook, Volume 3: Verification: Design and Debugging with the SignalTap II Logic Analyzer. Retrieved January 2, 2019 from https:\/\/www.mouser.com\/pdfdocs\/qts-qps-5v3.pdf. Intel. 2019. Quartus Prime Standard Edition Handbook, Volume 3: Verification: Design and Debugging with the SignalTap II Logic Analyzer. Retrieved January 2, 2019 from https:\/\/www.mouser.com\/pdfdocs\/qts-qps-5v3.pdf."},{"volume-title":"Retrieved","year":"2019","key":"e_1_2_1_25_1","unstructured":"Intel. 2019 . Quartus SignalTap: Embedded Logic Analyzer . Retrieved April 22, 2019 from https:\/\/www.intel.com\/content\/pdfs\/literature\/ug\/signal.pdf. Intel. 2019. Quartus SignalTap: Embedded Logic Analyzer. Retrieved April 22, 2019 from https:\/\/www.intel.com\/content\/pdfs\/literature\/ug\/signal.pdf."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00076"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2010.71"},{"key":"e_1_2_1_28_1","first-page":"2","article-title":"Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug","volume":"28","author":"Ko H. F.","year":"2009","unstructured":"H. F. Ko and N. Nicolici . 2009 . Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug . IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 28 , 2 (Feb. 2009), 285--297. DOI:https:\/\/doi.org\/10.1109\/TCAD.2008.2009158 10.1109\/TCAD.2008.2009158 H. F. Ko and N. Nicolici. 2009. Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 28, 2 (Feb. 2009), 285--297. DOI:https:\/\/doi.org\/10.1109\/TCAD.2008.2009158","journal-title":"IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216950"},{"key":"e_1_2_1_30_1","article-title":"An integrated on-silicon verification method for FPGA overlays","volume":"35","author":"Kourfali Alexandra","year":"2019","unstructured":"Alexandra Kourfali , Florian Fricke , Michael Huebner , and Dirk Stroobandt . 2019 . An integrated on-silicon verification method for FPGA overlays . J. Electr. Test. 35 , 2 (01 Apr. 2019), 173--189. DOI:https:\/\/doi.org\/10.1007\/s10836-019-05786-z 10.1007\/s10836-019-05786-z Alexandra Kourfali, Florian Fricke, Michael Huebner, and Dirk Stroobandt. 2019. An integrated on-silicon verification method for FPGA overlays. J. Electr. Test. 35, 2 (01 Apr. 2019), 173--189. DOI:https:\/\/doi.org\/10.1007\/s10836-019-05786-z","journal-title":"J. Electr. Test."},{"key":"e_1_2_1_31_1","volume-title":"MiCAP-Pro: A high speed custom reconfiguration controller for Dynamic Circuit Specialization. Des. Autom. Embed. Syst. 20, 4 (01","author":"Kulkarni Amit","year":"2016","unstructured":"Amit Kulkarni and Dirk Stroobandt . 2016. MiCAP-Pro: A high speed custom reconfiguration controller for Dynamic Circuit Specialization. Des. Autom. Embed. Syst. 20, 4 (01 Dec. 2016 ), 341--359. DOI:https:\/\/doi.org\/10.1007\/s10617-016-9180-6 10.1007\/s10617-016-9180-6 Amit Kulkarni and Dirk Stroobandt. 2016. MiCAP-Pro: A high speed custom reconfiguration controller for Dynamic Circuit Specialization. Des. Autom. Embed. Syst. 20, 4 (01 Dec. 2016), 341--359. DOI:https:\/\/doi.org\/10.1007\/s10617-016-9180-6"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2017.66"},{"volume-title":"Proceedings of the 2011 Formal Methods in Computer-Aided Design (FMCAD\u201911)","author":"K\u00c3\u0171nighofer R.","key":"e_1_2_1_33_1","unstructured":"R. K\u00c3\u0171nighofer and R. Bloem . 2011. Automated error localization and correction for imperative programs . In Proceedings of the 2011 Formal Methods in Computer-Aided Design (FMCAD\u201911) . 91--100. R. K\u00c3\u0171nighofer and R. Bloem. 2011. Automated error localization and correction for imperative programs. In Proceedings of the 2011 Formal Methods in Computer-Aided Design (FMCAD\u201911). 91--100."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372542"},{"key":"e_1_2_1_36_1","unstructured":"Mentor Graphics. 2016. Certus Silicon Debug. https:\/\/www.mentor.com\/products\/fv\/certus-silicon-debug.  Mentor Graphics. 2016. Certus Silicon Debug. https:\/\/www.mentor.com\/products\/fv\/certus-silicon-debug."},{"key":"e_1_2_1_38_1","volume-title":"Retrieved","author":"Synopsys Datasheet","year":"2019","unstructured":"Datasheet Synopsys . 2019 . Identify: Simulator-like Visibility into Hardware Debug . Retrieved January 10, 2019 from https:\/\/www.synopsys.com\/implementation-and-signoff\/fpga-based-design\/identify-rtl-debugger.html. Datasheet Synopsys. 2019. Identify: Simulator-like Visibility into Hardware Debug. Retrieved January 10, 2019 from https:\/\/www.synopsys.com\/implementation-and-signoff\/fpga-based-design\/identify-rtl-debugger.html."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465927"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929530"},{"key":"e_1_2_1_41_1","unstructured":"UG973. 2018. Programming and Debugging: Vivado Design Suite User Guide UG973 (v2018.1). Retrieved from https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html.  UG973. 2018. Programming and Debugging: Vivado Design Suite User Guide UG973 (v2018.1). Retrieved from https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html."},{"key":"e_1_2_1_42_1","first-page":"4","article-title":"Collection and analysis of microprocessor design errors","volume":"17","author":"Campenhout D. Van","year":"2000","unstructured":"D. Van Campenhout , T. Mudge , and J. P. Hayes . 2000 . Collection and analysis of microprocessor design errors . IEEE Des. Test Comput. 17 , 4 (Oct. 2000), 51--60. DOI:https:\/\/doi.org\/10.1109\/54.895006 10.1109\/54.895006 D. Van Campenhout, T. Mudge, and J. P. Hayes. 2000. Collection and analysis of microprocessor design errors. IEEE Des. Test Comput. 17, 4 (Oct. 2000), 51--60. DOI:https:\/\/doi.org\/10.1109\/54.895006","journal-title":"IEEE Des. Test Comput."},{"key":"e_1_2_1_43_1","first-page":"3","article-title":"TPaR: Place and route tools for the dynamic reconfiguration of the FPGA\u2019s interconnect network","volume":"33","author":"Vansteenkiste E.","year":"2014","unstructured":"E. Vansteenkiste , B. A. Farisi , K. Bruneel , and D. Stroobandt . 2014 . TPaR: Place and route tools for the dynamic reconfiguration of the FPGA\u2019s interconnect network . IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 33 , 3 (Mar. 2014), 370--383. DOI:https:\/\/doi.org\/10.1109\/TCAD.2013.2291659 10.1109\/TCAD.2013.2291659 E. Vansteenkiste, B. A. Farisi, K. Bruneel, and D. Stroobandt. 2014. TPaR: Place and route tools for the dynamic reconfiguration of the FPGA\u2019s interconnect network. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 33, 3 (Mar. 2014), 370--383. DOI:https:\/\/doi.org\/10.1109\/TCAD.2013.2291659","journal-title":"IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst."},{"volume-title":"Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification","author":"Wheeler Timothy","key":"e_1_2_1_44_1","unstructured":"Timothy Wheeler , Paul Graham , Brent Nelson , and Brad Hutchings . 2001. Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification . Springer , Berlin , 483--492. Timothy Wheeler, Paul Graham, Brent Nelson, and Brad Hutchings. 2001. Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification. Springer, Berlin, 483--492."},{"volume-title":"Proceedings of the 1997 ACM 5th International Symposium on Field-programmable Gate Arrays (FPGA\u201997)","author":"Michael","key":"e_1_2_1_45_1","unstructured":"Michael J. Wirthlin and Brad L. Hutchings. 1997. Improving functional density through run-time constant propagation . In Proceedings of the 1997 ACM 5th International Symposium on Field-programmable Gate Arrays (FPGA\u201997) . ACM, New York, NY, 86--92. DOI:https:\/\/doi.org\/10.1145\/258305.258316 10.1145\/258305.258316 Michael J. Wirthlin and Brad L. Hutchings. 1997. Improving functional density through run-time constant propagation. In Proceedings of the 1997 ACM 5th International Symposium on Field-programmable Gate Arrays (FPGA\u201997). ACM, New York, NY, 86--92. DOI:https:\/\/doi.org\/10.1145\/258305.258316"},{"key":"e_1_2_1_46_1","unstructured":"Xilinx. 2016. ChipScope Integrated Logic Analyzer. Retrieved from http:\/\/model.com\/.  Xilinx. 2016. ChipScope Integrated Logic Analyzer. Retrieved from http:\/\/model.com\/."},{"key":"e_1_2_1_47_1","unstructured":"Xilinx Inc. 2015. Configuration Readback Capture in UltraScale FPGAs. Application Note XAPP1230.  Xilinx Inc. 2015. Configuration Readback Capture in UltraScale FPGAs. Application Note XAPP1230."},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.51"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3375459","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3375459","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:44:30Z","timestamp":1750203870000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3375459"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1,30]]},"references-count":47,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2020,3,31]]}},"alternative-id":["10.1145\/3375459"],"URL":"https:\/\/doi.org\/10.1145\/3375459","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2020,1,30]]},"assertion":[{"value":"2019-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-01-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}