{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,8]],"date-time":"2025-10-08T15:31:01Z","timestamp":1759937461052,"version":"3.41.0"},"reference-count":47,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2020,3,11]],"date-time":"2020-03-11T00:00:00Z","timestamp":1583884800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100003141","name":"Consejo Nacional de Ciencia y Tecnolog\u00eda","doi-asserted-by":"crossref","award":["359472"],"award-info":[{"award-number":["359472"]}],"id":[{"id":"10.13039\/501100003141","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2020,3,31]]},"abstract":"<jats:p>Cache memories are an essential component of modern processors and consume a large percentage of their power consumption. Its efficacy depends heavily on the memory demands of the software. Thus, finding the optimal cache for a particular program is not a trivial task and usually involves exhaustive simulation. In this article, we propose a machine learning\u2013based methodology that predicts the optimal cache reconfiguration for any given application, based on its dynamic instructions. Our evaluation shows that our methodology reaches 91.1% accuracy. Moreover, an additional experiment shows that only a small portion of the dynamic instructions (10%) suffices to reach 89.71% accuracy.<\/jats:p>","DOI":"10.1145\/3376920","type":"journal-article","created":{"date-parts":[[2020,3,11]],"date-time":"2020-03-11T12:08:17Z","timestamp":1583928497000},"page":"1-20","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["A Machine Learning Methodology for Cache Memory Design Based on Dynamic Instructions"],"prefix":"10.1145","volume":"19","author":[{"given":"Osvaldo","family":"Navarro","sequence":"first","affiliation":[{"name":"Ruhr-University Bochum, Bochum, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jones","family":"Yudi","sequence":"additional","affiliation":[{"name":"Ruhr-University Bochum, Bochum, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Hoffmann","sequence":"additional","affiliation":[{"name":"Ruhr-University Bochum, Bochum, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hector Gerardo Mu\u00f1oz","family":"Hernandez","sequence":"additional","affiliation":[{"name":"Brandenburg University of Technology, Cottbus, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"H\u00fcbner","sequence":"additional","affiliation":[{"name":"Brandenburg University of Technology, Cottbus, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,3,11]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"e_1_2_1_2_1","volume-title":"Retrieved","author":"ANDANDTECH.","year":"2017","unstructured":"ANDANDTECH. 2017 . Intel Launches 8th Generation Core CPUs, Starting with Kaby Lake Refresh for 15W Mobile . Retrieved August 23, 2017 from http:\/\/www.anandtech.com\/show\/11738\/intel-launches-8th-generation-cpus-starting-with-kaby-lake-refresh-for-15w-mobile. ANDANDTECH. 2017. Intel Launches 8th Generation Core CPUs, Starting with Kaby Lake Refresh for 15W Mobile. Retrieved August 23, 2017 from http:\/\/www.anandtech.com\/show\/11738\/intel-launches-8th-generation-cpus-starting-with-kaby-lake-refresh-for-15w-mobile."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2539036.2539037"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1613\/jair.953"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1007730.1007733"},{"key":"e_1_2_1_7_1","first-page":"31","article-title":"Dynamic microarchitectural adaptation using machine learning","volume":"10","author":"Dubach Christophe","year":"2013","unstructured":"Christophe Dubach , Timothy M. Jones , and Edwin V. Bonilla . 2013 . Dynamic microarchitectural adaptation using machine learning . ACM Trans. Arch. Code Optimiz. 10 , 4 (2013), 31 . Christophe Dubach, Timothy M. Jones, and Edwin V. Bonilla. 2013. Dynamic microarchitectural adaptation using machine learning. ACM Trans. Arch. Code Optimiz. 10, 4 (2013), 31.","journal-title":"ACM Trans. Arch. Code Optimiz."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2005.1594493"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2001.938732"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002459"},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the 4th Annual IEEE International Workshop on Workload Characterization.3--14","author":"Guthaus M. R.","year":"2001","unstructured":"M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , and R. B. Brown . 2001. MiBench: A free, commercially representative embedded benchmark suite . Proceedings of the 4th Annual IEEE International Workshop on Workload Characterization.3--14 . DOI:https:\/\/doi.org\/10.1109\/WWC. 2001 .990739 10.1109\/WWC.2001.990739 M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. 2001. MiBench: A free, commercially representative embedded benchmark suite. Proceedings of the 4th Annual IEEE International Workshop on Workload Characterization.3--14. DOI:https:\/\/doi.org\/10.1109\/WWC.2001.990739"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1656274.1656278"},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the 3rd International Conference on Document Analysis and Recognition","volume":"1","author":"Ho Tin Kam","year":"1995","unstructured":"Tin Kam Ho . 1995 . Random decision forests . In Proceedings of the 3rd International Conference on Document Analysis and Recognition , Vol. 1 . IEEE, 278--282. Tin Kam Ho. 1995. Random decision forests. In Proceedings of the 3rd International Conference on Document Analysis and Recognition, Vol. 1. IEEE, 278--282."},{"volume-title":"Retrieved","year":"2017","key":"e_1_2_1_14_1","unstructured":"Intel. 2017 . Intel Pentium III Xeon Processor 667 MHz, 256K Cache, 133 MHz FSB . Retrieved August 24, 2017 from http:\/\/ark.intel.com\/products\/27566\/Intel-Pentium-III-Xeon-Processor-667-MHz-256K-Cache-133-MHz-FSB. Intel. 2017. Intel Pentium III Xeon Processor 667 MHz, 256K Cache, 133 MHz FSB. Retrieved August 24, 2017 from http:\/\/ark.intel.com\/products\/27566\/Intel-Pentium-III-Xeon-Processor-667-MHz-256K-Cache-133-MHz-FSB."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1328195.1328196"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956562"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/571637.571639"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/KST.2016.7440514"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2009.21"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581893"},{"volume-title":"Adaptive Cache for Soft Real-Time Systems with no Reliance on Offline Processing. Master\u2019s thesis","author":"Leiding Tim","key":"e_1_2_1_21_1","unstructured":"Tim Leiding . 2015. Adaptive Cache for Soft Real-Time Systems with no Reliance on Offline Processing. Master\u2019s thesis . Ruhr University Bochum , Bochum, Germany . Tim Leiding. 2015. Adaptive Cache for Soft Real-Time Systems with no Reliance on Offline Processing. Master\u2019s thesis. Ruhr University Bochum, Bochum, Germany."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837362"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2539036.2539039"},{"key":"e_1_2_1_24_1","volume-title":"Vijay Janapa Reddi, and Kim Hazelwood","author":"Luk Chi-Keung","year":"2005","unstructured":"Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi, and Kim Hazelwood . 2005 . Pin : Building customized program analysis tools with dynamic instrumentation. In ACM SIGPLAN Notices, Vol. 40 . ACM , 190--200. Chi-Keung Luk, Robert Cohn, Robert Muth, Harish Patil, Artur Klauser, Geoff Lowney, Steven Wallace, Vijay Janapa Reddi, and Kim Hazelwood. 2005. Pin: Building customized program analysis tools with dynamic instrumentation. In ACM SIGPLAN Notices, Vol. 40. ACM, 190--200."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032496"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-78890-6_28"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2015.7238080"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2016.7841214"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-56258-2_27"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660492"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435227.2435251"},{"volume-title":"Machine learning: A Probabilistic Perspective","author":"Murphy Kevin P.","key":"e_1_2_1_32_1","unstructured":"Kevin P. Murphy . 2012. Machine learning: A Probabilistic Perspective . MIT press . Kevin P. Murphy. 2012. Machine learning: A Probabilistic Perspective. MIT press."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2011.6114207"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/645988.674158"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/635506.605403"},{"volume-title":"Proceedings of the 28th Symposium on Integrated Circuits and Systems Design (SBCCI\u201915)","author":"Silva Bruno A.","key":"e_1_2_1_36_1","unstructured":"Bruno A. Silva , Lucas A. Cuminato , Vanderlei Bonato , and Pedro C. Diniz . 2015. Run-time cache configuration for the LEON-3 embedded processor . In Proceedings of the 28th Symposium on Integrated Circuits and Systems Design (SBCCI\u201915) . ACM, New York, NY, Article 42, 6 pages. DOI:https:\/\/doi.org\/10.1145\/2800986.2801026 10.1145\/2800986.2801026 Bruno A. Silva, Lucas A. Cuminato, Vanderlei Bonato, and Pedro C. Diniz. 2015. Run-time cache configuration for the LEON-3 embedded processor. In Proceedings of the 28th Symposium on Integrated Circuits and Systems Design (SBCCI\u201915). ACM, New York, NY, Article 42, 6 pages. DOI:https:\/\/doi.org\/10.1145\/2800986.2801026"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2012.36"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/200912.200918"},{"key":"e_1_2_1_40_1","volume-title":"Proceedings of the International Workshop on Languages and Compilers for Parallel Computing. Springer, 399--407","author":"Thomson John","year":"2009","unstructured":"John Thomson , Michael O\u2019Boyle , Grigori Fursin , and Bj\u00f6rn Franke . 2009 . Reducing training time in a one-shot machine learning-based compiler . In Proceedings of the International Workshop on Languages and Compilers for Parallel Computing. Springer, 399--407 . John Thomson, Michael O\u2019Boyle, Grigori Fursin, and Bj\u00f6rn Franke. 2009. Reducing training time in a one-shot machine learning-based compiler. In Proceedings of the International Workshop on Languages and Compilers for Parallel Computing. Springer, 399--407."},{"key":"e_1_2_1_41_1","volume-title":"Retrieved","author":"Florida State University","year":"2016","unstructured":"Florida State University . 2016 . C Source Codes Benchmark . Retrieved June 12, 2017 from http:\/\/people.sc.fsu.edu\/ jburkardt\/c_src\/c_src.html. Florida State University. 2016. C Source Codes Benchmark. Retrieved June 12, 2017 from http:\/\/people.sc.fsu.edu\/ jburkardt\/c_src\/c_src.html."},{"key":"e_1_2_1_42_1","volume-title":"G\u00f3mez","author":"Vega Miguel A.","year":"2000","unstructured":"Miguel A. Vega , Ra\u00fal Mart\u00edn , Francisco A. Zarallo , Juan M. S\u00e1nchez , and Juan A . G\u00f3mez . 2000 . SMPCache: Simulador de sistemas de memoria cache en multiprocesadores sim\u00e9tricos. In XI Jornadas de Paralelismo. Granada ( 2000). Miguel A. Vega, Ra\u00fal Mart\u00edn, Francisco A. Zarallo, Juan M. S\u00e1nchez, and Juan A. G\u00f3mez. 2000. SMPCache: Simulador de sistemas de memoria cache en multiprocesadores sim\u00e9tricos. In XI Jornadas de Paralelismo. Granada (2000)."},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2220336.2220340"},{"volume-title":"Dynamic Branch Prediction Using Machine Learning. ECS-201A Fall. Technical report. Department of Computer Science","author":"Wang Yu","key":"e_1_2_1_44_1","unstructured":"Yu Wang and Lei Chen . 2015. Dynamic Branch Prediction Using Machine Learning. ECS-201A Fall. Technical report. Department of Computer Science , University of Massachusetts , Amherst . Yu Wang and Lei Chen. 2015. Dynamic Branch Prediction Using Machine Learning. ECS-201A Fall. Technical report. Department of Computer Science,University of Massachusetts, Amherst."},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.2003.1207044"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/993396.993405"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/1067915.1067921"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3376920","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3376920","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:48Z","timestamp":1750202628000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3376920"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3,11]]},"references-count":47,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2020,3,31]]}},"alternative-id":["10.1145\/3376920"],"URL":"https:\/\/doi.org\/10.1145\/3376920","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2020,3,11]]},"assertion":[{"value":"2019-03-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-03-11","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}