{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:27:48Z","timestamp":1750220868910,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,1,10]],"date-time":"2020-01-10T00:00:00Z","timestamp":1578614400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,1,10]]},"DOI":"10.1145\/3377049.3377088","type":"proceedings-article","created":{"date-parts":[[2020,3,20]],"date-time":"2020-03-20T20:40:32Z","timestamp":1584736832000},"page":"1-5","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Relaxed Reorder Buffer Commit with Batch Context Switch"],"prefix":"10.1145","author":[{"given":"Md Enamul","family":"Haque","sequence":"first","affiliation":[{"name":"University of Louisiana at Lafayette"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S. M.","family":"Zobaed","sequence":"additional","affiliation":[{"name":"University of Louisiana at Lafayette"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad Usama","family":"Islam","sequence":"additional","affiliation":[{"name":"University of Louisiana at Lafayette"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Faaiza Mohammad","family":"Areef","sequence":"additional","affiliation":[{"name":"Al Baha Private College of Science"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,3,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522306"},{"volume-title":"Instruction Level Parallelism","author":"Aiken Alex","key":"e_1_3_2_1_2_1","unstructured":"Alex Aiken, Utpal Banerjee, Arun Kejariwal, and Alexandru Nicolau. 2016. Overview of ILP Architectures. In Instruction Level Parallelism. Springer, 9--42."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253246"},{"key":"e_1_3_2_1_4_1","first-page":"395","article-title":"Pipelining out-of-order instructions","volume":"9","author":"Barowski Harry","year":"2016","unstructured":"Harry Barowski and Tim Niggemeier. 2016. Pipelining out-of-order instructions. US Patent 9,395,996.","journal-title":"US Patent"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2004.1291357"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765940"},{"key":"e_1_3_2_1_7_1","volume-title":"IEE Proceedings-. IEEE, 48--59","author":"Cristal Adrian","year":"2004","unstructured":"Adrian Cristal, Daniel Ortega, Josep Llosa, and Mateo Valero. 2004. Out-of-order commit processors. In Software, IEE Proceedings-. IEEE, 48--59."},{"key":"e_1_3_2_1_8_1","volume-title":"Mahmudur R Saniat, Aminur Rahman, et al.","author":"Haque Md","year":"2014","unstructured":"Md Haque, Abdullah Al Kaisan, Mahmudur R Saniat, Aminur Rahman, et al. 2014. GPU accelerated fractal image compression for medical imaging in parallel computing platform. arXiv preprint arXiv:1404.0774 (2014)."},{"key":"e_1_3_2_1_9_1","first-page":"629","article-title":"Secondary reorder buffer microprocessor","volume":"6","author":"Kahle James Allan","year":"2003","unstructured":"James Allan Kahle. 2003. Secondary reorder buffer microprocessor. US Patent 6,629,233.","journal-title":"US Patent"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.9"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1186\/s13673-014-0016-8"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266824"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPSA.2015.072852"},{"key":"e_1_3_2_1_14_1","first-page":"672","article-title":"Space efficient checkpoint facility and technique for processor with integrally indexed register mapping and free-list arrays","volume":"9","author":"Tran Thang M","year":"2017","unstructured":"Thang M Tran. 2017. Space efficient checkpoint facility and technique for processor with integrally indexed register mapping and free-list arrays. US Patent 9,672,044.","journal-title":"US Patent"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.255"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266827"}],"event":{"name":"ICCA 2020: International Conference on Computing Advancements","acronym":"ICCA 2020","location":"Dhaka Bangladesh"},"container-title":["Proceedings of the International Conference on Computing Advancements"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3377049.3377088","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3377049.3377088","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:23:50Z","timestamp":1750202630000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3377049.3377088"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1,10]]},"references-count":16,"alternative-id":["10.1145\/3377049.3377088","10.1145\/3377049"],"URL":"https:\/\/doi.org\/10.1145\/3377049.3377088","relation":{},"subject":[],"published":{"date-parts":[[2020,1,10]]},"assertion":[{"value":"2020-03-20","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}