{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:25:14Z","timestamp":1750220714867,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":61,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,2,22]],"date-time":"2020-02-22T00:00:00Z","timestamp":1582329600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100007601","name":"Horizon 2020","doi-asserted-by":"publisher","award":["732631"],"award-info":[{"award-number":["732631"]}],"id":[{"id":"10.13039\/501100007601","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,2,22]]},"DOI":"10.1145\/3377555.3377891","type":"proceedings-article","created":{"date-parts":[[2020,2,24]],"date-time":"2020-02-24T16:22:40Z","timestamp":1582561360000},"page":"119-131","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Mixed-data-model heterogeneous compilation and OpenMP offloading"],"prefix":"10.1145","author":[{"given":"Andreas","family":"Kurth","sequence":"first","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koen","family":"Wolters","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bj\u00f6rn","family":"Forsberg","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Capotondi","sequence":"additional","affiliation":[{"name":"University of Modena and Reggio Emilia, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[{"name":"University of Modena and Reggio Emilia, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tobias","family":"Grosser","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,2,24]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"AMD Corp. 2018. AMD Radeon Instinct MI60. Datasheet. https:\/\/www.amd.com\/system\/files\/documents\/radeon-instinctmi60-datasheet.pdf  AMD Corp. 2018. AMD Radeon Instinct MI60. Datasheet. https:\/\/www.amd.com\/system\/files\/documents\/radeon-instinctmi60-datasheet.pdf"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/LLVM-HPC.2016.6"},{"volume-title":"Architecture Reference Manual: ARMv8 for ARMv8-A architecture profile","author":"Ltd Arm","key":"e_1_3_2_1_3_1","unstructured":"Arm Ltd . 2019. Architecture Reference Manual: ARMv8 for ARMv8-A architecture profile . Chapter D1.19 Interprocessing . Arm Ltd. 2019. Architecture Reference Manual: ARMv8 for ARMv8-A architecture profile. Chapter D1.19 Interprocessing."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3148173.3148189"},{"key":"e_1_3_2_1_5_1","unstructured":"Cadence Design Systems Inc. 2018. Tensilica Xtensa LX7 processor datasheet. https:\/\/ip.cadence.com\/uploads\/1099\/TIP_PB_Xtensa_lx7_ FINAL-pdf  Cadence Design Systems Inc. 2018. Tensilica Xtensa LX7 processor datasheet. https:\/\/ip.cadence.com\/uploads\/1099\/TIP_PB_Xtensa_lx7_ FINAL-pdf"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078659.3079071"},{"key":"e_1_3_2_1_7_1","unstructured":"S. Chandrasekaran and G. Juckeland. 2017. OpenACC for Programmers: Concepts and Strategies. Pearson Education.  S. Chandrasekaran and G. Juckeland. 2017. OpenACC for Programmers: Concepts and Strategies. Pearson Education."},{"key":"e_1_3_2_1_8_1","volume-title":"2015 LLVM Developer\u2019s Meeting. https: \/\/llvm.org\/devmtg\/2015-02\/slides\/chisnall-pointers-not-int.pdf","author":"Chisnall David","year":"2015","unstructured":"David Chisnall . 2015 . Adventures with LLVM in a magical land where pointers are not integers . In 2015 LLVM Developer\u2019s Meeting. https: \/\/llvm.org\/devmtg\/2015-02\/slides\/chisnall-pointers-not-int.pdf David Chisnall. 2015. Adventures with LLVM in a magical land where pointers are not integers. In 2015 LLVM Developer\u2019s Meeting. https: \/\/llvm.org\/devmtg\/2015-02\/slides\/chisnall-pointers-not-int.pdf"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897972"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477329"},{"volume-title":"CUDA Programming: A Developer\u2019s Guide to Parallel Computing with GPUs","author":"Cook S.","key":"e_1_3_2_1_11_1","unstructured":"S. Cook . 2012. CUDA Programming: A Developer\u2019s Guide to Parallel Computing with GPUs . Elsevier Science . S. Cook. 2012. CUDA Programming: A Developer\u2019s Guide to Parallel Computing with GPUs. Elsevier Science."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744794"},{"key":"e_1_3_2_1_13_1","unstructured":"Ian Cutress. 2016. CEVA Launches Fifth-Generation Machine Learning Image and Vision DSP Solution: CEVA-XM6. https:\/\/www.anandtech. com\/show\/10700  Ian Cutress. 2016. CEVA Launches Fifth-Generation Machine Learning Image and Vision DSP Solution: CEVA-XM6. https:\/\/www.anandtech. com\/show\/10700"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1124"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/LLVM-HPC.2018.8639349"},{"key":"e_1_3_2_1_16_1","volume-title":"Nvidia\u2019s Xavier SoC. In 2018 IEEE International Symposium on High Performance Chips (HOTCHIPS \u201930)","author":"Ditty Michael","year":"2018","unstructured":"Michael Ditty , Ashish Karandikar , and David Reed . 2018 . Nvidia\u2019s Xavier SoC. In 2018 IEEE International Symposium on High Performance Chips (HOTCHIPS \u201930) . https:\/\/www.hotchips.org\/hc30\/1conf\/1.12_ Nvidia_XavierHotchips 2018Final_814.pdf Michael Ditty, Ashish Karandikar, and David Reed. 2018. Nvidia\u2019s Xavier SoC. In 2018 IEEE International Symposium on High Performance Chips (HOTCHIPS \u201930). https:\/\/www.hotchips.org\/hc30\/1conf\/1.12_ Nvidia_XavierHotchips2018Final_814.pdf"},{"key":"e_1_3_2_1_17_1","unstructured":"Andrei Frumusanu. 2018. The Qualcomm Snapdragon 855 Pre-Dive: Going Into Detail on 2019\u2019s Flagship Android SoC. https:\/\/www. anandtech.com\/show\/13680\/snapdragon-855-going-into-detail  Andrei Frumusanu. 2018. The Qualcomm Snapdragon 855 Pre-Dive: Going Into Detail on 2019\u2019s Flagship Android SoC. https:\/\/www. anandtech.com\/show\/13680\/snapdragon-855-going-into-detail"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"volume-title":"Auto-tuning a high-level language targeted to GP U codes. In 2012 Innovative Parallel Computing (InPar)","author":"Grauer-Gray Scott","key":"e_1_3_2_1_19_1","unstructured":"Scott Grauer-Gray , Lifan Xu , Robert Searles , Sudhee Ayalasomayajula , and John Cavazos . 2012. Auto-tuning a high-level language targeted to GP U codes. In 2012 Innovative Parallel Computing (InPar) . IEEE , 1\u201310. Scott Grauer-Gray, Lifan Xu, Robert Searles, Sudhee Ayalasomayajula, and John Cavazos. 2012. Auto-tuning a high-level language targeted to GP U codes. In 2012 Innovative Parallel Computing (InPar). IEEE, 1\u201310."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626412500107"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926286"},{"key":"e_1_3_2_1_22_1","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy J.L.","year":"2017","unstructured":"J.L. Hennessy and D.A. Patterson . 2017 . Computer Architecture: A Quantitative Approach . Elsevier Science , Chapter 7.2 Guidelines for Domain-Specific Architectures. J.L. Hennessy and D.A. Patterson. 2017. Computer Architecture: A Quantitative Approach. Elsevier Science, Chapter 7.2 Guidelines for Domain-Specific Architectures."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.032271057"},{"key":"e_1_3_2_1_24_1","unstructured":"M. Kerrisk. 2010. The Linux Programming Interface: A Linux and UNIX System Programming Handbook. No Starch Press.  M. Kerrisk. 2010. The Linux Programming Interface: A Linux and UNIX System Programming Handbook. No Starch Press."},{"key":"e_1_3_2_1_25_1","unstructured":"Khronos Group Inc. 2019. OpenVX API Specification 1.3. https:\/\/www.khronos.org\/registry\/OpenVX\/specs\/1.3\/OpenVX_ Specification_1_3.pdf  Khronos Group Inc. 2019. OpenVX API Specification 1.3. https:\/\/www.khronos.org\/registry\/OpenVX\/specs\/1.3\/OpenVX_ Specification_1_3.pdf"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3295816.3295821"},{"key":"e_1_3_2_1_27_1","volume-title":"HERO: Heterogeneous Embedded Research Platform for Exploring RISC-V Manycore Accelerators on FPGA. In Computer Architecture Research with RISC-V (CARRV \u201917).","author":"Kurth Andreas","year":"2017","unstructured":"Andreas Kurth , Pirmin Vogel , Alessandro Capotondi , Andrea Marongiu , and Luca Benini . 2017 . HERO: Heterogeneous Embedded Research Platform for Exploring RISC-V Manycore Accelerators on FPGA. In Computer Architecture Research with RISC-V (CARRV \u201917). Andreas Kurth, Pirmin Vogel, Alessandro Capotondi, Andrea Marongiu, and Luca Benini. 2017. HERO: Heterogeneous Embedded Research Platform for Exploring RISC-V Manycore Accelerators on FPGA. In Computer Architecture Research with RISC-V (CARRV \u201917)."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00052"},{"key":"e_1_3_2_1_29_1","unstructured":"LLVM. 2019. LLVM 8.0.0 Release Notes. https:\/\/releases.llvm.org\/8.0.0\/ docs\/ReleaseNotes.html  LLVM. 2019. LLVM 8.0.0 Release Notes. https:\/\/releases.llvm.org\/8.0.0\/ docs\/ReleaseNotes.html"},{"key":"e_1_3_2_1_30_1","volume-title":"Linux Plumbers Conference. http:\/\/www.linuxplumbersconf.net\/2011\/ocw\/system\/presentations\/ 531\/original\/x32-LPC-2011-0906","author":"Lu H. J.","year":"2011","unstructured":"H. J. Lu , H. Peter Anvin , and Milind Girkar . 2011 . X32: A native 32-bit ABI for x86-64 . In Linux Plumbers Conference. http:\/\/www.linuxplumbersconf.net\/2011\/ocw\/system\/presentations\/ 531\/original\/x32-LPC-2011-0906 .pptx H. J. Lu, H. Peter Anvin, and Milind Girkar. 2011. X32: A native 32-bit ABI for x86-64. In Linux Plumbers Conference. http:\/\/www.linuxplumbersconf.net\/2011\/ocw\/system\/presentations\/ 531\/original\/x32-LPC-2011-0906.pptx"},{"key":"e_1_3_2_1_31_1","unstructured":"Andy Lutomirski. 2018. Can we drop upstream Linux x32 support? https:\/\/lkml.org\/lkml\/2018\/12\/10\/1145  Andy Lutomirski. 2018. Can we drop upstream Linux x32 support? https:\/\/lkml.org\/lkml\/2018\/12\/10\/1145"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2015.2449994"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.70"},{"key":"e_1_3_2_1_34_1","volume-title":"a Siemens Business","author":"Mentor","year":"2019","unstructured":"Mentor , a Siemens Business . 2019 . Questa Advanced Simulator . https: \/\/www.mentor.com\/products\/fv\/questa\/ Mentor, a Siemens Business. 2019. Questa Advanced Simulator. https: \/\/www.mentor.com\/products\/fv\/questa\/"},{"volume-title":"KernelGen\u2013The Design and Implementation of a Next Generation Compiler Platform for Accelerating Numerical Models on GP Us. In 2014 IEEE International Parallel &amp","author":"Mikushin Dmitry","key":"e_1_3_2_1_35_1","unstructured":"Dmitry Mikushin , Nikolay Likhogrud , Eddy Z Zhang , and Christopher Bergstr\u00f6m . 2014. KernelGen\u2013The Design and Implementation of a Next Generation Compiler Platform for Accelerating Numerical Models on GP Us. In 2014 IEEE International Parallel &amp ; Distributed Processing Symposium Workshops. IEEE , 1011\u20131020. Dmitry Mikushin, Nikolay Likhogrud, Eddy Z Zhang, and Christopher Bergstr\u00f6m. 2014. KernelGen\u2013The Design and Implementation of a Next Generation Compiler Platform for Accelerating Numerical Models on GP Us. In 2014 IEEE International Parallel & Distributed Processing Symposium Workshops. IEEE, 1011\u20131020."},{"key":"e_1_3_2_1_36_1","volume-title":"Rendell","author":"Mitra Gaurav","year":"2014","unstructured":"Gaurav Mitra , Eric Stotzer , Ajay Jayaraj , and Alistair P . Rendell . 2014 . Implementation and Optimization of the OpenMP Accelerator Model for the TI Keystone II Architecture. In Using and Improving OpenMP for Devices, Tasks, and More, Luiz DeRose, Bronis R. de Supinski, Stephen L. Olivier, Barbara M. Chapman, and Matthias S. M\u00fcller (Eds.). Springer International Publishing , Cham, 202\u2013214. Gaurav Mitra, Eric Stotzer, Ajay Jayaraj, and Alistair P. Rendell. 2014. Implementation and Optimization of the OpenMP Accelerator Model for the TI Keystone II Architecture. In Using and Improving OpenMP for Devices, Tasks, and More, Luiz DeRose, Bronis R. de Supinski, Stephen L. Olivier, Barbara M. Chapman, and Matthias S. M\u00fcller (Eds.). Springer International Publishing, Cham, 202\u2013214."},{"key":"e_1_3_2_1_37_1","unstructured":"Nvidia Corp. 2014. Summit and Sierra Supercomputers: An Inside Look at the U.S. Department of Energy\u2019s New Pre-Exascale Systems. http:\/\/www.teratec.eu\/actu\/calcul\/Nvidia_Coral_White_Paper_ Final_3_1.pdf  Nvidia Corp. 2014. Summit and Sierra Supercomputers: An Inside Look at the U.S. Department of Energy\u2019s New Pre-Exascale Systems. http:\/\/www.teratec.eu\/actu\/calcul\/Nvidia_Coral_White_Paper_ Final_3_1.pdf"},{"key":"e_1_3_2_1_38_1","unstructured":"Nvidia Corp. 2015. Linux for Tegra R23.1. https:\/\/developer.nvidia. com\/embedded\/linux-tegra-r231  Nvidia Corp. 2015. Linux for Tegra R23.1. https:\/\/developer.nvidia. com\/embedded\/linux-tegra-r231"},{"key":"e_1_3_2_1_39_1","unstructured":"Nvidia Corp. 2016. Linux for Tegra R24.1. https:\/\/developer.nvidia. com\/embedded\/linux-tegra-r241  Nvidia Corp. 2016. Linux for Tegra R24.1. https:\/\/developer.nvidia. com\/embedded\/linux-tegra-r241"},{"key":"e_1_3_2_1_40_1","unstructured":"Nvidia Corp. 2019. Nvidia TITAN RTX. Product Brief. https:\/\/www.nvidia.com\/content\/dam\/en-zz\/Solutions\/titan\/ documents\/titan-rtx-for-creators-us-nvidia-1011126-r6-web.pdf  Nvidia Corp. 2019. Nvidia TITAN RTX. Product Brief. https:\/\/www.nvidia.com\/content\/dam\/en-zz\/Solutions\/titan\/ documents\/titan-rtx-for-creators-us-nvidia-1011126-r6-web.pdf"},{"key":"e_1_3_2_1_41_1","unstructured":"Nvidia Corp. 2019. NVVM IR Specification 1.5. https:\/\/docs.nvidia. com\/cuda\/nvvm-ir-spec\/index.html  Nvidia Corp. 2019. NVVM IR Specification 1.5. https:\/\/docs.nvidia. com\/cuda\/nvvm-ir-spec\/index.html"},{"key":"e_1_3_2_1_42_1","unstructured":"Nate Oh. 2017. Intel Announces Movidius Myriad X VP U Featuring \u2019Neural Compute Engine\u2019. https:\/\/www.anandtech.com\/show\/11771\/ intel-announces-movidius-myriad-x-vpu  Nate Oh. 2017. Intel Announces Movidius Myriad X VP U Featuring \u2019Neural Compute Engine\u2019. https:\/\/www.anandtech.com\/show\/11771\/ intel-announces-movidius-myriad-x-vpu"},{"key":"e_1_3_2_1_43_1","unstructured":"OpenMP Architecture Review Board 2015. OpenMP Application Programming Interface. OpenMP Architecture Review Board. Version 4.5.  OpenMP Architecture Review Board 2015. OpenMP Application Programming Interface. OpenMP Architecture Review Board. Version 4.5."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/LLVM-HPC.2018.8639434"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2184319.2184337"},{"key":"e_1_3_2_1_46_1","volume-title":"GRAPHITE-OpenCL: Generate OpenCL code from parallel loops. GCC Developers Summit. Citcseer","author":"I RAS.","year":"2010","unstructured":"I RAS. 2010. GRAPHITE-OpenCL: Generate OpenCL code from parallel loops. GCC Developers Summit. Citcseer ( 2010 ), 9. I RAS. 2010. GRAPHITE-OpenCL: Generate OpenCL code from parallel loops. GCC Developers Summit. Citcseer (2010), 9."},{"key":"e_1_3_2_1_47_1","volume-title":"AI Processor for Mobile Devices. In 2018 IEEE International Symposium on High Performance Chips (HOTCHIPS \u201930)","author":"Redgrave Jason","year":"2018","unstructured":"Jason Redgrave , Albert Meixner , Nathan Goulding-Hotta , Artem Vasilyev , and Ofer Shacham . 2018 . Pixel Visual Core: Google\u2019s Fully Programmable Image, Vision, and AI Processor for Mobile Devices. In 2018 IEEE International Symposium on High Performance Chips (HOTCHIPS \u201930) . https:\/\/www.hotchips.org\/hc30\/1conf\/1.02_Google_HC30.Google. JasonRedgrave.V01.pdf Jason Redgrave, Albert Meixner, Nathan Goulding-Hotta, Artem Vasilyev, and Ofer Shacham. 2018. Pixel Visual Core: Google\u2019s Fully Programmable Image, Vision, and AI Processor for Mobile Devices. In 2018 IEEE International Symposium on High Performance Chips (HOTCHIPS \u201930). https:\/\/www.hotchips.org\/hc30\/1conf\/1.02_Google_HC30.Google. JasonRedgrave.V01.pdf"},{"key":"e_1_3_2_1_48_1","volume-title":"2014 IEEE 28th Convention of. IEEE, 1\u20135.","author":"Rossi Davide","year":"2014","unstructured":"Davide Rossi , Igor Loi , Francesco Conti , Giuseppe Tagliavini , Antonio Pullini , and Andrea Marongiu . 2014 . Energy efficient parallel computing on the P ULP platform with support for OpenMP. In Electrical & Electronics Engineers in Israel (IEEEI) , 2014 IEEE 28th Convention of. IEEE, 1\u20135. Davide Rossi, Igor Loi, Francesco Conti, Giuseppe Tagliavini, Antonio Pullini, and Andrea Marongiu. 2014. Energy efficient parallel computing on the P ULP platform with support for OpenMP. In Electrical & Electronics Engineers in Israel (IEEEI), 2014 IEEE 28th Convention of. IEEE, 1\u20135."},{"volume-title":"Pentium Pro and Pentium II System Architecture","author":"Shanley T.","key":"e_1_3_2_1_49_1","unstructured":"T. Shanley . 1998. Pentium Pro and Pentium II System Architecture . Addison-Wesley , Chapter 22 Paging Enhancements. T. Shanley. 1998. Pentium Pro and Pentium II System Architecture. Addison-Wesley, Chapter 22 Paging Enhancements."},{"volume-title":"OpenMP in the Era of Low Power Devices and Accelerators, Alistair P","author":"Stotzer Eric","key":"e_1_3_2_1_50_1","unstructured":"Eric Stotzer , Ajay Jayaraj , Murtaza Ali , Arnon Friedmann , Gaurav Mitra , Alistair P. Rendell , and Ian Lintault . 2013. OpenMP on the Low-Power TI Keystone II ARM\/DSP System-on-Chip . In OpenMP in the Era of Low Power Devices and Accelerators, Alistair P . Rendell, Barbara M. Chapman, and Matthias S. M\u00fcller (Eds.). Springer Berlin Heidelberg, Berlin , Heidelberg , 114\u2013127. Eric Stotzer, Ajay Jayaraj, Murtaza Ali, Arnon Friedmann, Gaurav Mitra, Alistair P. Rendell, and Ian Lintault. 2013. OpenMP on the Low-Power TI Keystone II ARM\/DSP System-on-Chip. In OpenMP in the Era of Low Power Devices and Accelerators, Alistair P. Rendell, Barbara M. Chapman, and Matthias S. M\u00fcller (Eds.). Springer Berlin Heidelberg, Berlin, Heidelberg, 114\u2013127."},{"key":"e_1_3_2_1_51_1","unstructured":"Texas Instruments Inc. 2019. 66AK2Hxx Multicore DSP+ARM KeyStone II System-on-Chip (SoC) datasheet (Rev. G). http:\/\/www.ti.com\/ lit\/ds\/symlink\/66ak2h14.pdf  Texas Instruments Inc. 2019. 66AK2Hxx Multicore DSP+ARM KeyStone II System-on-Chip (SoC) datasheet (Rev. G). http:\/\/www.ti.com\/ lit\/ds\/symlink\/66ak2h14.pdf"},{"key":"e_1_3_2_1_52_1","unstructured":"Texas Instruments Inc. 2019. TDA2x ADAS Applications Processor 17mm Package (AAS) Silicon Revision 2.0 datasheet (Rev. F). http: \/\/www.ti.com\/lit\/ds\/sprs952f\/sprs952f.pdf  Texas Instruments Inc. 2019. TDA2x ADAS Applications Processor 17mm Package (AAS) Silicon Revision 2.0 datasheet (Rev. F). http: \/\/www.ti.com\/lit\/ds\/sprs952f\/sprs952f.pdf"},{"key":"e_1_3_2_1_53_1","unstructured":"Texas Instruments Inc. 2019. TMS320C6678 Multicore Fixed and Floating-Point Digital Signal Processor datasheet (Rev. E). http: \/\/www.ti.com\/lit\/ds\/symlink\/tms320c6678.pdf  Texas Instruments Inc. 2019. TMS320C6678 Multicore Fixed and Floating-Point Digital Signal Processor datasheet (Rev. E). http: \/\/www.ti.com\/lit\/ds\/symlink\/tms320c6678.pdf"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00026"},{"volume-title":"Proceeding of the 41st Annual International Symposium on Computer Architecuture (ISCA \u201914)","author":"Venkat Ashish","key":"e_1_3_2_1_55_1","unstructured":"Ashish Venkat and Dean M. Tullsen . 2014. Harnessing ISA Diversity: Design of a heterogeneous-ISA Chip Multiprocessor . In Proceeding of the 41st Annual International Symposium on Computer Architecuture (ISCA \u201914) . IEEE Press, Piscataway, NJ, USA, 121\u2013132. http:\/\/dl.acm. org\/citation.cfm?id=2665671.2665692 Ashish Venkat and Dean M. Tullsen. 2014. Harnessing ISA Diversity: Design of a heterogeneous-ISA Chip Multiprocessor. In Proceeding of the 41st Annual International Symposium on Computer Architecuture (ISCA \u201914). IEEE Press, Piscataway, NJ, USA, 121\u2013132. http:\/\/dl.acm. org\/citation.cfm?id=2665671.2665692"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126560"},{"key":"e_1_3_2_1_57_1","volume-title":"Exploring shared virtual memory for FPGA accelerators with a configurable IOMMU","author":"Vogel Pirmin","year":"2018","unstructured":"Pirmin Vogel , Andrea Marongiu , and Luca Benini . 2018. Exploring shared virtual memory for FPGA accelerators with a configurable IOMMU . IEEE Trans. Comput . ( 2018 ). Pirmin Vogel, Andrea Marongiu, and Luca Benini. 2018. Exploring shared virtual memory for FPGA accelerators with a configurable IOMMU. IEEE Trans. Comput. (2018)."},{"key":"e_1_3_2_1_58_1","unstructured":"Andrew Waterman Yunsup Lee Rimas Avizienis David A Patterson and Krste Asanovi\u0107. 2019. The RISC-V Instruction Set Manual Volume II: Privileged Architecture. Version 20190608-Priv-MSU-Ratified.  Andrew Waterman Yunsup Lee Rimas Avizienis David A Patterson and Krste Asanovi\u0107. 2019. The RISC-V Instruction Set Manual Volume II: Privileged Architecture. Version 20190608-Priv-MSU-Ratified."},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2017.85"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665740"},{"key":"e_1_3_2_1_61_1","volume-title":"The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-ready 1.7 GHz 64bit RISC-V Core in 22nm FDSOI Technology. arXiv preprint arXiv:1904.05442","author":"Zaruba Florian","year":"2019","unstructured":"Florian Zaruba and Luca Benini . 2019. The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-ready 1.7 GHz 64bit RISC-V Core in 22nm FDSOI Technology. arXiv preprint arXiv:1904.05442 ( 2019 ). Florian Zaruba and Luca Benini. 2019. The Cost of Application-Class Processing: Energy and Performance Analysis of a Linux-ready 1.7 GHz 64bit RISC-V Core in 22nm FDSOI Technology. arXiv preprint arXiv:1904.05442 (2019)."}],"event":{"name":"CC '20: 29th International Conference on Compiler Construction","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"],"location":"San Diego CA USA","acronym":"CC '20"},"container-title":["Proceedings of the 29th International Conference on Compiler Construction"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3377555.3377891","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3377555.3377891","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:33:18Z","timestamp":1750199598000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3377555.3377891"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,2,22]]},"references-count":61,"alternative-id":["10.1145\/3377555.3377891","10.1145\/3377555"],"URL":"https:\/\/doi.org\/10.1145\/3377555.3377891","relation":{},"subject":[],"published":{"date-parts":[[2020,2,22]]},"assertion":[{"value":"2020-02-24","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}