{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T08:06:05Z","timestamp":1767773165269,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,11,16]],"date-time":"2020-11-16T00:00:00Z","timestamp":1605484800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,11,16]]},"DOI":"10.1145\/3380446.3430635","type":"proceedings-article","created":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T22:27:07Z","timestamp":1606256827000},"page":"89-94","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["An Enhanced Machine Learning Model for Adaptive Monte Carlo Yield Analysis"],"prefix":"10.1145","author":[{"given":"Richard","family":"Kimmel","sequence":"first","affiliation":[{"name":"IBM, Poughkeepsie, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tong","family":"Li","sequence":"additional","affiliation":[{"name":"IBM, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Winston","sequence":"additional","affiliation":[{"name":"IBM, Charlotte, NC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,11,16]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146930"},{"key":"e_1_3_2_2_2_1","first-page":"15","volume-title":"CA, 2010","author":"Date T.","year":"2010","unstructured":"T. Date , S. Hagiwara , K. Masu and T. Sato , 2010. \"Robust importance sampling for efficient SRAM yield analysis,\" 11th International Symposium on Quality Electronic Design (ISQED), San Jose , CA, 2010 , pp. 15 -- 21 , DOI: https:\/\/doi.org\/10.1109\/ISQED. 2010 .5450410 10.1109\/ISQED.2010.5450410 T. Date, S. Hagiwara, K. Masu and T. Sato, 2010. \"Robust importance sampling for efficient SRAM yield analysis,\" 11th International Symposium on Quality Electronic Design (ISQED), San Jose, CA, 2010, pp. 15--21, DOI: https:\/\/doi.org\/10.1109\/ISQED.2010.5450410"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2049042"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2601606"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2292504"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2336851"},{"key":"e_1_3_2_2_7_1","first-page":"1","article-title":"2019. \"Data imbalance handling approaches for accurate statistical modeling and yield analysis of memory designs","author":"Shaer L.","year":"2019","unstructured":"L. Shaer , R. Kanj and R. Joshi . 2019. \"Data imbalance handling approaches for accurate statistical modeling and yield analysis of memory designs ,\" IEEE International Symposium on Circuits and Systems. 2019 , pp. 1 -- 5 . DOI: https:\/\/doi.org\/10.1109\/ISCAS.2019.8702731 10.1109\/ISCAS.2019.8702731 L. Shaer, R. Kanj and R. Joshi. 2019. \"Data imbalance handling approaches for accurate statistical modeling and yield analysis of memory designs,\" IEEE International Symposium on Circuits and Systems. 2019, pp. 1--5. DOI: https:\/\/doi.org\/10.1109\/ISCAS.2019.8702731","journal-title":"IEEE International Symposium on Circuits and Systems."},{"key":"e_1_3_2_2_8_1","first-page":"73","article-title":"2018. \"Efficient hihg-sigma (sic) yield analysis with yield optimization method for near-threshold SRAM design","author":"Jiang C.","year":"2018","unstructured":"C. Jiang , X. Fan , Y. Xing , X. Qi , Y. Wang , and H. Wang , 2018. \"Efficient hihg-sigma (sic) yield analysis with yield optimization method for near-threshold SRAM design ,\" 3rd International Conference on Integrated Circuits and Microsystems , 2018 , pp. 73 -- 79 . DOI: https:\/\/doi.org\/10.1109\/ICAM.2018.8596401 10.1109\/ICAM.2018.8596401 C. Jiang, X. Fan, Y. Xing, X. Qi, Y. Wang, and H. Wang, 2018. \"Efficient hihg-sigma (sic) yield analysis with yield optimization method for near-threshold SRAM design,\" 3rd International Conference on Integrated Circuits and Microsystems, 2018, pp. 73--79. DOI: https:\/\/doi.org\/10.1109\/ICAM.2018.8596401","journal-title":"3rd International Conference on Integrated Circuits and Microsystems"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2404895"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2523447"},{"key":"e_1_3_2_2_11_1","first-page":"957","volume-title":"Maalouf, 2016","author":"Jallepalli S.","year":"2016","unstructured":"S. Jallepalli , R. Mooraka , S. Parihar , E. Hunter and El . Maalouf, 2016 . \"Rapid assessment of design sensitivity to process excursions via scaled sigma sampling,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems , 2016 , 35(6), pp. 957 -- 970 . DOI: https:\/\/doi.org\/10.1109\/TCAD.2016.2523445 10.1109\/TCAD.2016.2523445 S. Jallepalli, R. Mooraka, S. Parihar, E. Hunter and El. Maalouf, 2016. \"Rapid assessment of design sensitivity to process excursions via scaled sigma sampling,\" IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016, 35(6), pp. 957--70. DOI: https:\/\/doi.org\/10.1109\/TCAD.2016.2523445"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2020721"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.54"},{"key":"#cr-split#-e_1_3_2_2_14_1.1","doi-asserted-by":"crossref","unstructured":"L. Sun J. Mathew D. K. Pradhan and S. P. Mohanty 2010. \"Algorithms for rare event analysis in nano-CMOS circuits using statistical blockade \" 2010 International SoC Design Conference. 2010 pp.162--5. DOI: https:\/\/doi.org\/10.1109\/SOCDC.2010.5682948 10.1109\/SOCDC.2010.5682948","DOI":"10.1109\/SOCDC.2010.5682948"},{"key":"#cr-split#-e_1_3_2_2_14_1.2","doi-asserted-by":"crossref","unstructured":"L. Sun J. Mathew D. K. Pradhan and S. P. Mohanty 2010. \"Algorithms for rare event analysis in nano-CMOS circuits using statistical blockade \" 2010 International SoC Design Conference. 2010 pp.162--5. DOI: https:\/\/doi.org\/10.1109\/SOCDC.2010.5682948","DOI":"10.1109\/SOCDC.2010.5682948"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2501307"},{"key":"#cr-split#-e_1_3_2_2_16_1.1","doi-asserted-by":"crossref","unstructured":"R. El-Adawi and M. Dessouky 2017. \"Monte carlo general sample classification for rare circuit events using random forest \" 14th International Conference on Synthesis Modeling Analysis and Simulation Methods and Applications to Circuit Design 2017 pp. 1--4. DOI: https:\/\/doi.org\/10.1109\/SMACD.2017.7981599 10.1109\/SMACD.2017.7981599","DOI":"10.1109\/SMACD.2017.7981599"},{"key":"#cr-split#-e_1_3_2_2_16_1.2","doi-asserted-by":"crossref","unstructured":"R. El-Adawi and M. Dessouky 2017. \"Monte carlo general sample classification for rare circuit events using random forest \" 14th International Conference on Synthesis Modeling Analysis and Simulation Methods and Applications to Circuit Design 2017 pp. 1--4. DOI: https:\/\/doi.org\/10.1109\/SMACD.2017.7981599","DOI":"10.1109\/SMACD.2017.7981599"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961189.1961199"},{"key":"e_1_3_2_2_18_1","first-page":"563","article-title":"2003. \"Research design and statistical analysis,\" second edition, Lawrence Erlbaum Associates Inc. publisher","volume":"0805840370","author":"Myers J. L.","year":"2003","unstructured":"J. L. Myers and A. D. Well , 2003. \"Research design and statistical analysis,\" second edition, Lawrence Erlbaum Associates Inc. publisher , ISBN 0805840370 , 2003 , pp. 563 -- 564 . DOI: https:\/\/doi.org\/10.4324\/9780203726631 10.4324\/9780203726631 J. L. Myers and A. D. Well, 2003. \"Research design and statistical analysis,\" second edition, Lawrence Erlbaum Associates Inc. publisher, ISBN 0805840370, 2003, pp. 563--564. DOI: https:\/\/doi.org\/10.4324\/9780203726631","journal-title":"ISBN"},{"key":"e_1_3_2_2_19_1","first-page":"101","volume-title":"Statistical Science","author":"Brown L. D.","year":"2001","unstructured":"L. D. Brown , T. T. Cai , A. DasGupta , 2001 . \" Interval Estimation for a Binomial Proportion \", Statistical Science , 2001, 16 (2), pp. 101 -- 133 . DOI: https:\/\/doi.org\/10.1214\/ss\/1009213286 10.1214\/ss L. D. Brown, T. T. Cai, A. DasGupta, 2001. \"Interval Estimation for a Binomial Proportion\", Statistical Science, 2001, 16 (2), pp. 101--133. DOI: https:\/\/doi.org\/10.1214\/ss\/1009213286"},{"key":"e_1_3_2_2_20_1","first-page":"209","volume-title":"the law of succession, and statistical inference,\" Journal of the American Statistical Association","author":"Wilson E. B.","year":"1927","unstructured":"E. B. Wilson . 1927. \"Probable inference , the law of succession, and statistical inference,\" Journal of the American Statistical Association . 1927 , 22, pp. 209 -- 212 . DOI: https:\/\/doi.org\/10.2307\/2276774 10.2307\/2276774 E. B. Wilson. 1927. \"Probable inference, the law of succession, and statistical inference,\" Journal of the American Statistical Association. 1927, 22, pp. 209--212. DOI: https:\/\/doi.org\/10.2307\/2276774"},{"key":"e_1_3_2_2_21_1","first-page":"324","article-title":"2013. \"7GHz L1 cache SRAMs for the 32nm zEnterprise? EC12 processor","author":"Davis J. D.","year":"2013","unstructured":"J. D. Davis , P. A. Bunce , D. M. Henderson , , 2013. \"7GHz L1 cache SRAMs for the 32nm zEnterprise? EC12 processor ,\" IEEE International Solid-State Circuits Conference , 2013 , pp. 324 -- 326 . DOI: https:\/\/doi.org\/10.1109\/ISSCC.2013.6487754 10.1109\/ISSCC.2013.6487754 J. D. Davis, P. A. Bunce, D. M. Henderson, et al., 2013. \"7GHz L1 cache SRAMs for the 32nm zEnterprise? EC12 processor,\" IEEE International Solid-State Circuits Conference, 2013, pp. 324--6. DOI: https:\/\/doi.org\/10.1109\/ISSCC.2013.6487754","journal-title":"IEEE International Solid-State Circuits Conference"}],"event":{"name":"MLCAD '20: 2020 ACM\/IEEE Workshop on Machine Learning for CAD","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Virtual Event Iceland","acronym":"MLCAD '20"},"container-title":["Proceedings of the 2020 ACM\/IEEE Workshop on Machine Learning for CAD"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3380446.3430635","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3380446.3430635","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:31Z","timestamp":1750195891000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3380446.3430635"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,16]]},"references-count":23,"alternative-id":["10.1145\/3380446.3430635","10.1145\/3380446"],"URL":"https:\/\/doi.org\/10.1145\/3380446.3430635","relation":{},"subject":[],"published":{"date-parts":[[2020,11,16]]},"assertion":[{"value":"2020-11-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}