{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:38:11Z","timestamp":1755999491904,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":48,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,2,22]],"date-time":"2020-02-22T00:00:00Z","timestamp":1582329600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,2,22]]},"DOI":"10.1145\/3380536.3380541","type":"proceedings-article","created":{"date-parts":[[2020,2,19]],"date-time":"2020-02-19T22:48:59Z","timestamp":1582152539000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Bounded incoherence"],"prefix":"10.1145","author":[{"given":"Yuxin","family":"Ren","sequence":"first","affiliation":[{"name":"The George Washington University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gabriel","family":"Parmer","sequence":"additional","affiliation":[{"name":"The George Washington University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dejan","family":"Milojicic","sequence":"additional","affiliation":[{"name":"Hewlett Packard Labs"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,2,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2611462.2611471"},{"volume-title":"Proceedings of the 12th USENIX Conference on File and Storage Technologies (FAST'14)","year":"2014","author":"Asanovic Krste","key":"e_1_3_2_1_2_1"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629579"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/268998.266672"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.14778\/3236187.3236209"},{"volume-title":"Proceedings of the 2nd ACM Symposium on Principles and Practice of Parallel Programming.","author":"Carter J. B.","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660193.2660224"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/224057.224059"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/1094811.1094852"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2465351.2465373"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1065944.1065950"},{"volume-title":"2014 USENIX Annual Technical Conference (USENIX ATC 14)","author":"Cui Henggang","key":"e_1_3_2_1_12_1"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1294261.1294281"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2011.159"},{"volume-title":"Proceedings of the 11th USENIX Symposium on Networked Systems Design and Implementation (NSDI'14)","year":"2014","author":"Dragojevi\u0107 Aleksandar","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2815400.2815425"},{"volume-title":"Beyond Processor-centric Operating Systems. In 15th Workshop on Hot Topics in Operating Systems, HotOS XV","year":"2015","author":"Faraboschi Paolo","key":"e_1_3_2_1_17_1"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2043556.2043559"},{"volume-title":"Presented as part of the 10th USENIX Symposium on Operating Systems Design and Implementation (OSDI 12).","author":"Gonzalez Joseph E.","key":"e_1_3_2_1_19_1"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/319151.319162"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2741948.2741959"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2789149.2789165"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2007.04.010"},{"volume-title":"d.]. Intel-64 and IA-32 architectures software developer's manual","author":"Intel Corporation [n.","key":"e_1_3_2_1_24_1"},{"key":"e_1_3_2_1_25_1","unstructured":"Intel Corporation. 2016. Intel Rack Scale Design. Online. http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/rack-scale-architecture\/intel-rack-scale-architecture-resources.html.  Intel Corporation. 2016. Intel Rack Scale Design. Online. http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/rack-scale-architecture\/intel-rack-scale-architecture-resources.html."},{"volume-title":"Proceedings of the 15th ACM Symposium on Operating System Principles (SOSP'95)","author":"Johnson K. L.","key":"e_1_3_2_1_26_1"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749246.2749250"},{"volume-title":"TreadMarks: Distributed Shared Memory on Standard Workstations and Operating Systems. In USENIX","year":"1994","author":"Keleher Pete","key":"e_1_3_2_1_28_1"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1772690.1772751"},{"key":"e_1_3_2_1_30_1","first-page":"9","article-title":"How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs","volume":"28","year":"1979","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3303084.3309495"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2815400.2815406"},{"volume-title":"RCU usage in the linux kernel: One decade later. Technical report","year":"2013","author":"McKenney Paul E","key":"e_1_3_2_1_33_1"},{"volume-title":"Hazard Pointers: Safe Memory Reclamation for Lock-Free Objects","year":"2004","author":"Michael Maged M.","key":"e_1_3_2_1_34_1"},{"volume-title":"Latency-Tolerant Software Distributed Shared Memory. In 2015 USENIX Annual Technical Conference (USENIX ATC 15)","year":"2015","author":"Nelson Jacob","key":"e_1_3_2_1_35_1"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2987550.2987577"},{"volume-title":"Proceedings of the 23rd ACM Symposium on Operating Systems Principles (SOSP'11)","year":"2011","author":"Peter Simon","key":"e_1_3_2_1_37_1"},{"volume-title":"Proceedings of the 3rd Many-core Applications Research Community Symposium (MARC)","year":"2011","author":"Peter Simon","key":"e_1_3_2_1_38_1"},{"volume-title":"Yann Hang Lee, and T. Johnson","year":"1994","author":"Prakash S.","key":"e_1_3_2_1_39_1"},{"volume-title":"Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'16)","author":"Prasad Aravinda","key":"e_1_3_2_1_40_1"},{"volume-title":"Real-Time Systems. In 24th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS).","year":"2018","author":"Ren Yuxin","key":"e_1_3_2_1_41_1"},{"volume-title":"Proceedings of the 16th ACM Symposium on Operating System Principles (SOSP'97)","author":"Daniel","key":"e_1_3_2_1_42_1"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/268998.266675"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1945023.1945033"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/3178487.3178508"},{"volume-title":"Proceedings of the 21st IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS).","year":"2015","author":"Wang Qi","key":"e_1_3_2_1_46_1"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901356"},{"volume-title":"Scott","year":"2018","author":"Wen Haosen","key":"e_1_3_2_1_48_1"}],"event":{"name":"PPoPP '20: 25th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing"],"location":"San Diego California","acronym":"PPoPP '20"},"container-title":["Proceedings of the Eleventh International Workshop on Programming Models and Applications for Multicores and Manycores"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3380536.3380541","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3380536.3380541","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:31:32Z","timestamp":1750195892000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3380536.3380541"}},"subtitle":["a programming model for non-cache-coherent shared memory architectures"],"short-title":[],"issued":{"date-parts":[[2020,2,22]]},"references-count":48,"alternative-id":["10.1145\/3380536.3380541","10.1145\/3380536"],"URL":"https:\/\/doi.org\/10.1145\/3380536.3380541","relation":{},"subject":[],"published":{"date-parts":[[2020,2,22]]},"assertion":[{"value":"2020-02-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}