{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:30:49Z","timestamp":1759332649827,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,1,21]],"date-time":"2020-01-21T00:00:00Z","timestamp":1579564800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100000266","name":"Engineering and Physical Sciences Research Council","doi-asserted-by":"publisher","award":["EP\/N002539\/1"],"award-info":[{"award-number":["EP\/N002539\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,1,21]]},"DOI":"10.1145\/3381427.3381428","type":"proceedings-article","created":{"date-parts":[[2020,3,16]],"date-time":"2020-03-16T16:34:11Z","timestamp":1584376451000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Sparse Matrix-Dense Matrix Multiplication on Heterogeneous CPU+FPGA Embedded System"],"prefix":"10.1145","author":[{"given":"Mohammad","family":"Hosseinabady","sequence":"first","affiliation":[{"name":"University of Bristol, Bristol"}]},{"given":"Jose","family":"Nunez-Yanez","sequence":"additional","affiliation":[{"name":"University of Bristol, Bristol"}]}],"member":"320","published-online":{"date-parts":[[2020,3,16]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654078"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1837853.1693471"},{"key":"e_1_3_2_1_3_1","unstructured":"Tim Davis. 2019. SuiteSparse Matrix Collection. https:\/\/sparse.tamu.edu\/  Tim Davis. 2019. SuiteSparse Matrix Collection. https:\/\/sparse.tamu.edu\/"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554785"},{"key":"e_1_3_2_1_5_1","volume-title":"Performance Analysis and Optimization of Sparse Matrix-Vector Multiplication on Intel Xeon Phi. In 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). 1389--1398","author":"Elafrou A","year":"2017","unstructured":"A Elafrou , G Goumas , and N Koziris . 2017 . Performance Analysis and Optimization of Sparse Matrix-Vector Multiplication on Intel Xeon Phi. In 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). 1389--1398 . https:\/\/doi.org\/10.1109\/IPDPSW.2017.134 10.1109\/IPDPSW.2017.134 A Elafrou, G Goumas, and N Koziris. 2017. Performance Analysis and Optimization of Sparse Matrix-Vector Multiplication on Intel Xeon Phi. In 2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW). 1389--1398. https:\/\/doi.org\/10.1109\/IPDPSW.2017.134"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391473"},{"key":"e_1_3_2_1_7_1","unstructured":"Mohammad Hosseinabady. 2020. Sparse Matrix-Dense Matrix Multiplication (SpMDM) implementation. https:\/\/github.com\/Hosseinabady\/SDSoC-Benchmarks\/tree\/master\/SpMDM  Mohammad Hosseinabady. 2020. Sparse Matrix-Dense Matrix Multiplication (SpMDM) implementation. https:\/\/github.com\/Hosseinabady\/SDSoC-Benchmarks\/tree\/master\/SpMDM"},{"key":"e_1_3_2_1_8_1","volume-title":"A Streaming Dataflow Engine for Sparse Matrix-Vector Multiplication using High-Level Synthesis","author":"Hosseinabady Mohammad","year":"2019","unstructured":"Mohammad Hosseinabady and Jose Nunez-Yanez . 2019. A Streaming Dataflow Engine for Sparse Matrix-Vector Multiplication using High-Level Synthesis . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ( 2019 ). https:\/\/doi.org\/10.1109\/TCAD.2019.2912923 10.1109\/TCAD.2019.2912923 Mohammad Hosseinabady and Jose Nunez-Yanez. 2019. A Streaming Dataflow Engine for Sparse Matrix-Vector Multiplication using High-Level Synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2019). https:\/\/doi.org\/10.1109\/TCAD.2019.2912923"},{"key":"e_1_3_2_1_9_1","volume-title":"SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and <1MB model size. CoRR abs\/1602.0","author":"Iandola Forrest N","year":"2016","unstructured":"Forrest N Iandola , Matthew W Moskewicz , Khalid Ashraf , Song Han , William J Dally , and Kurt Keutzer . 2016. SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and <1MB model size. CoRR abs\/1602.0 ( 2016 ). arXiv:1602.07360 http:\/\/arxiv.org\/abs\/1602.07360 Forrest N Iandola, Matthew W Moskewicz, Khalid Ashraf, Song Han, William J Dally, and Kurt Keutzer. 2016. SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and <1MB model size. CoRR abs\/1602.0 (2016). arXiv:1602.07360 http:\/\/arxiv.org\/abs\/1602.07360"},{"key":"e_1_3_2_1_10_1","unstructured":"Sid Samsi Jeremy Kepner Simon Alford Vijay Gadepally Michael Jones Lauren Milechin Ryan Robinett. 2019. Sparse deep neural network graph challenge. 7 pages. https:\/\/graphchallenge.mit.edu\/  Sid Samsi Jeremy Kepner Simon Alford Vijay Gadepally Michael Jones Lauren Milechin Ryan Robinett. 2019. Sparse deep neural network graph challenge. 7 pages. https:\/\/graphchallenge.mit.edu\/"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2010.02.003"},{"key":"e_1_3_2_1_12_1","volume-title":"An Efficient Hardware Accelerator for Sparse Convolutional Neural Networks on FPGAs. In 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 17--25","author":"Lu L","year":"2019","unstructured":"L Lu , J Xie , R Huang , J Zhang , W Lin , and Y Liang . 2019 . An Efficient Hardware Accelerator for Sparse Convolutional Neural Networks on FPGAs. In 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 17--25 . https:\/\/doi.org\/10.1109\/FCCM.2019.00013 10.1109\/FCCM.2019.00013 L Lu, J Xie, R Huang, J Zhang, W Lin, and Y Liang. 2019. An Efficient Hardware Accelerator for Sparse Convolutional Neural Networks on FPGAs. In 2019 IEEE 27th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 17--25. https:\/\/doi.org\/10.1109\/FCCM.2019.00013"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3341069.3341072"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2714667"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080215"}],"event":{"name":"PARMA-DITAM'2020: 11th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures \/ 9th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms","sponsor":["HiPEAC HiPEAC Network of Excellence"],"location":"Bologna Italy","acronym":"PARMA-DITAM'2020"},"container-title":["Proceedings of the 11th Workshop on Parallel Programming and Run-Time Management Techniques for Many-core Architectures \/ 9th Workshop on Design Tools and Architectures for Multicore Embedded Computing Platforms"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3381427.3381428","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3381427.3381428","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:33:06Z","timestamp":1750199586000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3381427.3381428"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1,21]]},"references-count":15,"alternative-id":["10.1145\/3381427.3381428","10.1145\/3381427"],"URL":"https:\/\/doi.org\/10.1145\/3381427.3381428","relation":{},"subject":[],"published":{"date-parts":[[2020,1,21]]},"assertion":[{"value":"2020-03-16","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}