{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:25:09Z","timestamp":1750220709166,"version":"3.41.0"},"reference-count":45,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2020,4,29]],"date-time":"2020-04-29T00:00:00Z","timestamp":1588118400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"AFRL\/AFOSR under AFRL","award":["FA8750-16-1-0063"],"award-info":[{"award-number":["FA8750-16-1-0063"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2020,4,30]]},"abstract":"<jats:p>Resistive Random Access Memory (ReRAM), a form of non-volatile memory, has been proposed as a Flash memory replacement. In addition, novel circuit architectures have been proposed that rely on newly discovered or predicted behavior of ReRAM. One such architecture is the memristive Dynamic Adaptive Neural Network Array, developed to emulate the functionality of a biological neuron system. We demonstrated ReRAM devices that show a synaptic tendency by changing their resistance in an analog fashion. The CMOS compatible nanoscale ReRAM devices shown are based on an HfO<jats:sub>2<\/jats:sub>switching layer that sits on a tungsten electrode and is covered by a titanium oxygen scavenger layer and a titanium nitride top electrode. In this work, we showed devices exceeding endurance values of 10B cycles with a discrete R<jats:sub>off<\/jats:sub>\/R<jats:sub>on<\/jats:sub>ratio of 15. Multi-level states were achieved by using consecutive ultra-short 5\/1.5 ns pulses during the reset operation. A neural network simulation was performed in which the synaptic weights were perturbed with the ReRAM variability, which was extracted from two different characterization methods: (1) via direct write, and (2) via a write\/read verification approach during the reset operation. A substantial improvement of the neural network fitness was demonstrated when using the write\/read verification approach.<\/jats:p>","DOI":"10.1145\/3381859","type":"journal-article","created":{"date-parts":[[2020,5,4]],"date-time":"2020-05-04T17:29:23Z","timestamp":1588613363000},"page":"1-18","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Towards Synaptic Behavior of Nanoscale ReRAM Devices for Neuromorphic Computing Applications"],"prefix":"10.1145","volume":"16","author":[{"given":"Karsten","family":"Beckmann","sequence":"first","affiliation":[{"name":"Colleges of Nanoscale Science and Engineering, SUNY Polytechnic Institute, Albany, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wilkie","family":"Olin-Ammentorp","sequence":"additional","affiliation":[{"name":"Colleges of Nanoscale Science and Engineering, SUNY Polytechnic Institute, Albany, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gangotree","family":"Chakma","sequence":"additional","affiliation":[{"name":"Min H. Kao Department of Electrical Engineering &amp; Computer Science, University of Tennessee, Knoxville, TN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sherif","family":"Amer","sequence":"additional","affiliation":[{"name":"Min H. Kao Department of Electrical Engineering &amp; Computer Science, University of Tennessee, Knoxville, TN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Garrett S.","family":"Rose","sequence":"additional","affiliation":[{"name":"Min H. Kao Department of Electrical Engineering &amp; Computer Science, University of Tennessee, Knoxville, TN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chris","family":"Hobbs","sequence":"additional","affiliation":[{"name":"Colleges of Nanoscale Science and Engineering, SUNY Polytechnic Institute, Albany, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joseph Van","family":"Nostrand","sequence":"additional","affiliation":[{"name":"Air Force Research Laboratory RITB, Rome, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Rodgers","sequence":"additional","affiliation":[{"name":"Colleges of Nanoscale Science and Engineering, SUNY Polytechnic Institute, Albany, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nathaniel C.","family":"Cady","sequence":"additional","affiliation":[{"name":"Colleges of Nanoscale Science and Engineering, SUNY Polytechnic Institute, Albany, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,4,29]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1149\/1.2742989"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1006\/spmi.2000.0827"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1845598"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.126902"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582093"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the Symposium on VLSI Technology. T14--T15","author":"Hayakawa Y.","year":"2015","unstructured":"Y. Hayakawa 2015 . Highly reliable TaOx ReRAM with centralized filament for 28-nm embedded application . In Proceedings of the Symposium on VLSI Technology. T14--T15 . Y. Hayakawa et al. 2015. Highly reliable TaOx ReRAM with centralized filament for 28-nm embedded application. In Proceedings of the Symposium on VLSI Technology. T14--T15."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201101117"},{"key":"e_1_2_1_11_1","volume-title":"Nanoelectronic programmable synapses based on phase change materials for brain-inspired computing. Nano Lett, 125 (May","author":"Kuzum D.","year":"2012","unstructured":"D. Kuzum , R. G. D. Jeyasingh , B. Lee , and H.-S. P. Wong . 2012. Nanoelectronic programmable synapses based on phase change materials for brain-inspired computing. Nano Lett, 125 (May 2012 ), 2179--86. D. Kuzum, R. G. D. Jeyasingh, B. Lee, and H.-S. P. Wong. 2012. Nanoelectronic programmable synapses based on phase change materials for brain-inspired computing. Nano Lett, 125 (May 2012), 2179--86."},{"key":"e_1_2_1_12_1","doi-asserted-by":"crossref","unstructured":"G. W. Burr etal 2015. Experimental demonstration and tolerancing of a large-scale neural network (165 000 synapses) using phase-change memory as the synaptic weight element. IEEE Trans. Electron. Dev. 62 11 (2015) 3498--3507. G. W. Burr et al. 2015. Experimental demonstration and tolerancing of a large-scale neural network (165 000 synapses) using phase-change memory as the synaptic weight element. IEEE Trans. Electron. Dev. 62 11 (2015) 3498--3507.","DOI":"10.1109\/TED.2015.2439635"},{"key":"e_1_2_1_13_1","first-page":"3","article-title":"Performance enhancement of a time-delay PUF design by utilizing integrated nanoscale ReRAM devices","volume":"5","author":"Beckmann K.","year":"2017","unstructured":"K. Beckmann , H. Manem , and N. C. Cady . 2017 . Performance enhancement of a time-delay PUF design by utilizing integrated nanoscale ReRAM devices . IEEE Trans. Emerg. Top. Comput. 5 , 3 (July 2017), 304--316. K. Beckmann, H. Manem, and N. C. Cady. 2017. Performance enhancement of a time-delay PUF design by utilizing integrated nanoscale ReRAM devices. IEEE Trans. Emerg. Top. Comput. 5, 3 (July 2017), 304--316.","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.26"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201916). 1870","author":"Alamgir Z.","year":"1873","unstructured":"Z. Alamgir , K. Beckmann , N. Cady , A. Velasquez , and S. K. Jha . 2016. Flow-based computing on nanoscale crossbars: Design and implementation of full adders . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201916). 1870 -- 1873 . Z. Alamgir, K. Beckmann, N. Cady, A. Velasquez, and S. K. Jha. 2016. Flow-based computing on nanoscale crossbars: Design and implementation of full adders. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201916). 1870--1873."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2013.2296777"},{"volume-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201913)","author":"Rose G. S.","key":"e_1_2_1_17_1","unstructured":"G. S. Rose , N. McDonald , L.-K. Yan , and B. Wysocki . 2013. A write-time based memristive PUF for hardware security applications . In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201913) . 830--833. G. S. Rose, N. McDonald, L.-K. Yan, and B. Wysocki. 2013. A write-time based memristive PUF for hardware security applications. In Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD\u201913). 830--833."},{"volume-title":"Proceedings of the IEEE Symposium on Computational Intelligence for Security and Defense Applications (CISDA\u201915)","author":"Manem H.","key":"e_1_2_1_18_1","unstructured":"H. Manem , K. Beckmann , M. Xu , R. Carroll , R. Geer , and N. C. Cady . 2015. An extendable multi-purpose 3D neuromorphic fabric using nanoscale memristors . In Proceedings of the IEEE Symposium on Computational Intelligence for Security and Defense Applications (CISDA\u201915) . 1--8. H. Manem, K. Beckmann, M. Xu, R. Carroll, R. Geer, and N. C. Cady. 2015. An extendable multi-purpose 3D neuromorphic fabric using nanoscale memristors. In Proceedings of the IEEE Symposium on Computational Intelligence for Security and Defense Applications (CISDA\u201915). 1--8."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MLHPC.2016.009"},{"volume-title":"Proceedings of IEEE International Symposium on Circuits and Systems. 1947--1950","author":"Schemmel J.","key":"e_1_2_1_20_1","unstructured":"J. Schemmel , D. Briiderle , A. Griibl , M. Hock , K. Meier , and S. Millner . 2010. A wafer-scale neuromorphic hardware system for large-scale neural modeling . In Proceedings of IEEE International Symposium on Circuits and Systems. 1947--1950 . J. Schemmel, D. Briiderle, A. Griibl, M. Hock, K. Meier, and S. Millner. 2010. A wafer-scale neuromorphic hardware system for large-scale neural modeling. In Proceedings of IEEE International Symposium on Circuits and Systems. 1947--1950."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0378-4371(02)01340-7"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2529279"},{"key":"e_1_2_1_23_1","doi-asserted-by":"crossref","unstructured":"G. Indiveri B. Linares-Barranco R. Legenstein G. Deligeorgis and T. Prodromakis. 2013. Integration of nanoscale memristor synapses in neuromorphic computing architectures. Nanotechnology. 24 38 (Sept. 2013) 384010. G. Indiveri B. Linares-Barranco R. Legenstein G. Deligeorgis and T. Prodromakis. 2013. Integration of nanoscale memristor synapses in neuromorphic computing architectures. Nanotechnology. 24 38 (Sept. 2013) 384010.","DOI":"10.1088\/0957-4484\/24\/38\/384010"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2006.883007"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409716"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2012.6213674"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409625"},{"volume-title":"Proceedings of the IEEE International Conference on Rebooting Computing (ICRC\u201917)","author":"R.","key":"e_1_2_1_28_1","unstructured":"R. B. Jacobs-Gedrim et al. 2017. Impact of linearity and write noise of analog resistive memory devices in a neural algorithm accelerator . In Proceedings of the IEEE International Conference on Rebooting Computing (ICRC\u201917) . 1--10. R. B. Jacobs-Gedrim et al. 2017. Impact of linearity and write noise of analog resistive memory devices in a neural algorithm accelerator. In Proceedings of the IEEE International Conference on Rebooting Computing (ICRC\u201917). 1--10."},{"key":"e_1_2_1_29_1","volume-title":"Nanoscale memristor device as synapse in neuromorphic systems. Nano Lett. 10, 4 (Apr","author":"Jo S. H.","year":"2010","unstructured":"S. H. Jo , T. Chang , I. Ebong , B. B. Bhadviya , P. Mazumder , and W. Lu . Nanoscale memristor device as synapse in neuromorphic systems. Nano Lett. 10, 4 (Apr . 2010 ), 1297--301. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu. Nanoscale memristor device as synapse in neuromorphic systems. Nano Lett. 10, 4 (Apr. 2010), 1297--301."},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201914)","author":"Jang J.-W.","key":"e_1_2_1_30_1","unstructured":"J.-W. Jang , S. Park , Y.-H. Jeong , and H. Hwang . 2014. ReRAM-based synaptic device for neuromorphic computing . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201914) . 1054--1057. J.-W. Jang, S. Park, Y.-H. Jeong, and H. Hwang. 2014. ReRAM-based synaptic device for neuromorphic computing. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201914). 1054--1057."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2731859"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479018"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4993058"},{"key":"e_1_2_1_34_1","first-page":"1","article-title":"Multiscale co-design analysis of energy, latency, area, and accuracy of a ReRAM analog neural training accelerator","volume":"8","author":"Marinella M. J.","year":"2018","unstructured":"M. J. Marinella 2018 . Multiscale co-design analysis of energy, latency, area, and accuracy of a ReRAM analog neural training accelerator . IEEE J. Emerg. Sel. Top. Circ. Syst. 8 , 1 (Mar. 2018), 86--101. M. J. Marinella et al. 2018. Multiscale co-design analysis of energy, latency, area, and accuracy of a ReRAM analog neural training accelerator. IEEE J. Emerg. Sel. Top. Circ. Syst. 8, 1 (Mar. 2018), 86--101.","journal-title":"IEEE J. Emerg. Sel. Top. Circ. Syst."},{"key":"e_1_2_1_35_1","first-page":"4","article-title":"Memristive crossbar arrays for brain-inspired computing","volume":"18","author":"Xia Q.","year":"2019","unstructured":"Q. Xia and J. J. Yang . 2019 . Memristive crossbar arrays for brain-inspired computing . Nature Mat. 18 , 4 (Apr 2019), 309--323. Q. Xia and J. J. Yang. 2019. Memristive crossbar arrays for brain-inspired computing. Nature Mat. 18, 4 (Apr 2019), 309--323.","journal-title":"Nature Mat."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3354265.3354271"},{"volume-title":"Proceedings of the Government Microcircuit Applications and Critical Technology Conference (GOMACTech\u201916)","author":"Cady N. C.","key":"e_1_2_1_37_1","unstructured":"N. C. Cady , K. Beckmann , H. Manem , M. E. Dean , G. Rose , and J. E. Van Nostrand . 2016. Towards memristive dynamic adaptive neural network arrays . In Proceedings of the Government Microcircuit Applications and Critical Technology Conference (GOMACTech\u201916) . 1--4. N. C. Cady, K. Beckmann, H. Manem, M. E. Dean, G. Rose, and J. E. Van Nostrand. 2016. Towards memristive dynamic adaptive neural network arrays. In Proceedings of the Government Microcircuit Applications and Critical Technology Conference (GOMACTech\u201916). 1--4."},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.bica.2016.07.007"},{"volume-title":"Proceedings of the Workshop on Machine Learning in High-Performance Computing Environments (MLHPC\u201915)","author":"Schuman C. D.","key":"e_1_2_1_39_1","unstructured":"C. D. Schuman , A. Disney , and J. Reynolds . 2015. Dynamic adaptive neural network arrays: A Neuromorphic Architecture . In Proceedings of the Workshop on Machine Learning in High-Performance Computing Environments (MLHPC\u201915) . 1--4. C. D. Schuman, A. Disney, and J. Reynolds. 2015. Dynamic adaptive neural network arrays: A Neuromorphic Architecture. In Proceedings of the Workshop on Machine Learning in High-Performance Computing Environments (MLHPC\u201915). 1--4."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201104104"},{"key":"e_1_2_1_41_1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1002\/aelm.201500233","article-title":"Nanoionic resistive switching memories: On the physical nature of the dynamic reset process","volume":"2","author":"Marchewka A.","year":"2016","unstructured":"A. Marchewka 2016 . Nanoionic resistive switching memories: On the physical nature of the dynamic reset process . Adv. Electron. Mater. 2 , 1 (Jan. 2016), 1--13. A. Marchewka et al. 2016. Nanoionic resistive switching memories: On the physical nature of the dynamic reset process. Adv. Electron. Mater. 2, 1 (Jan. 2016), 1--13.","journal-title":"Adv. Electron. Mater."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.5108654"},{"volume-title":"Proceedings of the Biomedical Science & Engineering Conference (BSEC\u201914)","author":"Schuman C. D.","key":"e_1_2_1_43_1","unstructured":"C. D. Schuman , J. D. Birdwell , and M. Dean . 2014. Neuroscience-inspired dynamic architectures . In Proceedings of the Biomedical Science & Engineering Conference (BSEC\u201914) . 1--4. C. D. Schuman, J. D. Birdwell, and M. Dean. 2014. Neuroscience-inspired dynamic architectures. In Proceedings of the Biomedical Science & Engineering Conference (BSEC\u201914). 1--4."},{"key":"e_1_2_1_44_1","doi-asserted-by":"crossref","unstructured":"C. D. Schuman and J. D. Birdwell. 2013. Variable structure dynamic artificial neural networks. Biol. Inspired Cogn. Archit. 6 (Oct. 2013) 126--130. C. D. Schuman and J. D. Birdwell. 2013. Variable structure dynamic artificial neural networks. Biol. Inspired Cogn. Archit. 6 (Oct. 2013) 126--130.","DOI":"10.1016\/j.bica.2013.05.001"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702603"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3381859","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3381859","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:33:07Z","timestamp":1750199587000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3381859"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4,29]]},"references-count":45,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2020,4,30]]}},"alternative-id":["10.1145\/3381859"],"URL":"https:\/\/doi.org\/10.1145\/3381859","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"type":"print","value":"1550-4832"},{"type":"electronic","value":"1550-4840"}],"subject":[],"published":{"date-parts":[[2020,4,29]]},"assertion":[{"value":"2019-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-04-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}