{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:48:19Z","timestamp":1773193699196,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,5,30]],"date-time":"2020-05-30T00:00:00Z","timestamp":1590796800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,5,30]]},"DOI":"10.1145\/3383669.3398282","type":"proceedings-article","created":{"date-parts":[[2020,5,30]],"date-time":"2020-05-30T12:25:03Z","timestamp":1590841503000},"page":"25-35","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Automatic Core Specialization for AVX-512 Applications"],"prefix":"10.1145","author":[{"given":"Mathias","family":"Gottschlag","sequence":"first","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}]},{"given":"Peter","family":"Brantsch","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}]},{"given":"Frank","family":"Bellosa","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}]}],"member":"320","published-online":{"date-parts":[[2020,5,30]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"[n.d.]. perf: Linux profiling with performance counters. https:\/\/perf.wiki.kernel.org\/index.php\/Main_Page.  [n.d.]. perf: Linux profiling with performance counters. https:\/\/perf.wiki.kernel.org\/index.php\/Main_Page."},{"key":"e_1_3_2_1_2_1","unstructured":"[n.d.]. Phoronix Test Suite. https:\/\/phoronix-test-suite.com\/.  [n.d.]. Phoronix Test Suite. https:\/\/phoronix-test-suite.com\/."},{"key":"e_1_3_2_1_3_1","unstructured":"2018. Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual - Volume 1: Basic Architecture.  2018. Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual - Volume 1: Basic Architecture."},{"key":"e_1_3_2_1_4_1","volume-title":"Intel\u00ae Xeon\u00ae Processor Scalable Family - Specification Update","unstructured":"2018. Intel\u00ae Xeon\u00ae Processor Scalable Family - Specification Update . Intel Corporation . 2018. Intel\u00ae Xeon\u00ae Processor Scalable Family - Specification Update. Intel Corporation."},{"key":"e_1_3_2_1_5_1","unstructured":"2019. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual.  2019. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual."},{"key":"e_1_3_2_1_6_1","volume-title":"Dune: Safe User-level Access to Privileged CPU Features. In Presented as part of the 10th USENIX Symposium on Operating Systems Design and Implementation (OSDI'12). 335--348.","author":"Belay Adam","year":"2012","unstructured":"Adam Belay , Andrea Bittau , Ali Mashtizadeh , David Terei , David Mazi\u00e8res , and Christos Kozyrakis . 2012 . Dune: Safe User-level Access to Privileged CPU Features. In Presented as part of the 10th USENIX Symposium on Operating Systems Design and Implementation (OSDI'12). 335--348. Adam Belay, Andrea Bittau, Ali Mashtizadeh, David Terei, David Mazi\u00e8res, and Christos Kozyrakis. 2012. Dune: Safe User-level Access to Privileged CPU Features. In Presented as part of the 10th USENIX Symposium on Operating Systems Design and Implementation (OSDI'12). 335--348."},{"key":"e_1_3_2_1_8_1","unstructured":"Jonathan Corbet. 2019. Core scheduling. https:\/\/lwn.net\/Articles\/780703\/  Jonathan Corbet. 2019. Core scheduling. https:\/\/lwn.net\/Articles\/780703\/"},{"key":"e_1_3_2_1_9_1","unstructured":"Jonathan Corbet. 2019. Many uses for Core scheduling. https:\/\/lwn.net\/Articles\/799454\/  Jonathan Corbet. 2019. Many uses for Core scheduling. https:\/\/lwn.net\/Articles\/799454\/"},{"key":"e_1_3_2_1_10_1","unstructured":"Travis Downs. 2018. Dirty upper 256 causes everything to run at AVX-512 frequencies. https:\/\/www.realworldtech.com\/forum\/?threadid=179700&curpostid=179700  Travis Downs. 2018. Dirty upper 256 causes everything to run at AVX-512 frequencies. https:\/\/www.realworldtech.com\/forum\/?threadid=179700&curpostid=179700"},{"key":"e_1_3_2_1_11_1","unstructured":"Travis Downs. 2020. Gathering Intel on Intel AVX-512 Transitions. https:\/\/travisdowns.github.io\/blog\/2020\/01\/17\/avxfreq1.html  Travis Downs. 2020. Gathering Intel on Intel AVX-512 Transitions. https:\/\/travisdowns.github.io\/blog\/2020\/01\/17\/avxfreq1.html"},{"key":"e_1_3_2_1_12_1","volume-title":"Dim Silicon and the Case for Improved DVFS Policies. arXiv preprint arXiv:2005.01498","author":"Gottschlag Mathias","year":"2020","unstructured":"Mathias Gottschlag , Yussuf Khalil , and Frank Bellosa . 2020. Dim Silicon and the Case for Improved DVFS Policies. arXiv preprint arXiv:2005.01498 ( 2020 ). Mathias Gottschlag, Yussuf Khalil, and Frank Bellosa. 2020. Dim Silicon and the Case for Improved DVFS Policies. arXiv preprint arXiv:2005.01498 (2020)."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.42"},{"key":"e_1_3_2_1_14_1","unstructured":"Con Kolivas. 2016. MuQSS - The Multiple Queue Skiplist Scheduler v0.105. http:\/\/ck-hack.blogspot.com\/2016\/10\/muqss-multiple-queue-skiplist-scheduler.html  Con Kolivas. 2016. MuQSS - The Multiple Queue Skiplist Scheduler v0.105. http:\/\/ck-hack.blogspot.com\/2016\/10\/muqss-multiple-queue-skiplist-scheduler.html"},{"key":"e_1_3_2_1_15_1","unstructured":"Vlad Krasnov. 2017. On the dangers of Intel's frequency scaling. https:\/\/blog.cloudflare.com\/on-the-dangers-of-intels-frequency-scaling\/.  Vlad Krasnov. 2017. On the dangers of Intel's frequency scaling. https:\/\/blog.cloudflare.com\/on-the-dangers-of-intels-frequency-scaling\/."},{"key":"e_1_3_2_1_16_1","first-page":"25","article-title":"Efficient power gating of simd accelerators through dynamic selective devectorization in an hw\/sw codesigned environment","volume":"11","author":"Kumar Rakesh","year":"2014","unstructured":"Rakesh Kumar , Alejandro Martinez , and Antonio Gonzalez . 2014 . Efficient power gating of simd accelerators through dynamic selective devectorization in an hw\/sw codesigned environment . ACM Transactions on Architecture and Code Optimization (TACO) 11 , 3 (2014), 25 . Rakesh Kumar, Alejandro Martinez, and Antonio Gonzalez. 2014. Efficient power gating of simd accelerators through dynamic selective devectorization in an hw\/sw codesigned environment. ACM Transactions on Architecture and Code Optimization (TACO) 11, 3 (2014), 25.","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151023"},{"key":"e_1_3_2_1_18_1","unstructured":"Daniel Lemire. 2018. AVX-512 throttling: heavy instructions are maybe not so dangerous. https:\/\/lemire.me\/blog\/2018\/08\/25\/avx-512-throttling-heavy-instructions-are-maybe-not-so-dangerous\/.  Daniel Lemire. 2018. AVX-512 throttling: heavy instructions are maybe not so dangerous. https:\/\/lemire.me\/blog\/2018\/08\/25\/avx-512-throttling-heavy-instructions-are-maybe-not-so-dangerous\/."},{"key":"e_1_3_2_1_19_1","volume-title":"Core scheduling: prevent fast instructions from slowing you down. (Sept. 9","author":"Aubrey Li.","year":"2019","unstructured":"Aubrey Li. 2019. Core scheduling: prevent fast instructions from slowing you down. (Sept. 9 2019 ). https:\/\/linuxplumbersconf.org\/event\/4\/contributions\/430\/ Linux Plumbers Conference . Aubrey Li. 2019. Core scheduling: prevent fast instructions from slowing you down. (Sept. 9 2019). https:\/\/linuxplumbersconf.org\/event\/4\/contributions\/430\/ Linux Plumbers Conference."},{"key":"e_1_3_2_1_20_1","volume-title":"High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on. IEEE, 1--12","author":"Li Tong","year":"2010","unstructured":"Tong Li , Paul Brett , Rob Knauerhase , David Koufaty , Dheeraj Reddy , and Scott Hahn . 2010 . Operating system support for overlapping-ISA heterogeneous multi-core architectures . In High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on. IEEE, 1--12 . Tong Li, Paul Brett, Rob Knauerhase, David Koufaty, Dheeraj Reddy, and Scott Hahn. 2010. Operating system support for overlapping-ISA heterogeneous multi-core architectures. In High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on. IEEE, 1--12."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2235126"},{"key":"e_1_3_2_1_22_1","volume-title":"Power-management architecture of the intel microarchitecture code-named sandy bridge. Ieee micro 32, 2","author":"Rotem Efraim","year":"2012","unstructured":"Efraim Rotem , Alon Naveh , Avinash Ananthakrishnan , Eliezer Weissmann , and Doron Rajwan . 2012. Power-management architecture of the intel microarchitecture code-named sandy bridge. Ieee micro 32, 2 ( 2012 ), 20--27. Efraim Rotem, Alon Naveh, Avinash Ananthakrishnan, Eliezer Weissmann, and Doron Rajwan. 2012. Power-management architecture of the intel microarchitecture code-named sandy bridge. Ieee micro 32, 2 (2012), 20--27."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2005774"},{"key":"e_1_3_2_1_24_1","volume-title":"Energy Efficiency Features of the Intel Skylake-SP Processor and Their Impact on Performance. arXiv preprint arXiv:1905.12468","author":"Sch\u00f6ne Robert","year":"2019","unstructured":"Robert Sch\u00f6ne , Thomas Ilsche , Mario Bielert , Andreas Gocht , and Daniel Hackenberg . 2019. Energy Efficiency Features of the Intel Skylake-SP Processor and Their Impact on Performance. arXiv preprint arXiv:1905.12468 ( 2019 ). Robert Sch\u00f6ne, Thomas Ilsche, Mario Bielert, Andreas Gocht, and Daniel Hackenberg. 2019. Energy Efficiency Features of the Intel Skylake-SP Processor and Their Impact on Performance. arXiv preprint arXiv:1905.12468 (2019)."},{"key":"e_1_3_2_1_25_1","volume-title":"Proceedings of the 9th USENIX Conference on Operating Systems Design and Implementation. USENIX Association, 33--46","author":"Soares Livio","year":"2010","unstructured":"Livio Soares and Michael Stumm . 2010 . FlexSC: Flexible system call scheduling with exception-less system calls . In Proceedings of the 9th USENIX Conference on Operating Systems Design and Implementation. USENIX Association, 33--46 . Livio Soares and Michael Stumm. 2010. FlexSC: Flexible system call scheduling with exception-less system calls. In Proceedings of the 9th USENIX Conference on Operating Systems Design and Implementation. USENIX Association, 33--46."},{"key":"e_1_3_2_1_26_1","volume-title":"49th ACM\/EDAC\/IEEE Design Automation Conference. IEEE, 1131--1136","author":"Taylor Michael B","year":"2012","unstructured":"Michael B Taylor . 2012 . Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse . In 49th ACM\/EDAC\/IEEE Design Automation Conference. IEEE, 1131--1136 . Michael B Taylor. 2012. Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse. In 49th ACM\/EDAC\/IEEE Design Automation Conference. IEEE, 1131--1136."},{"key":"e_1_3_2_1_27_1","volume-title":"Pradeep Ramachandran, Sravanthi Kota Venkata, Christopher A Bird, and Kevin Cone.","author":"Tiwari Praveen Kumar","year":"2018","unstructured":"Praveen Kumar Tiwari , Vignesh V Menon , Jayashri Murugan , Jayashree Chandrasekaran , Gopi Satykrishna Akisetty , Pradeep Ramachandran, Sravanthi Kota Venkata, Christopher A Bird, and Kevin Cone. 2018 . Accelerating x265 with Intel\u00ae Advanced Vector Extensions 512. Technical Report. Intel . Praveen Kumar Tiwari, Vignesh V Menon, Jayashri Murugan, Jayashree Chandrasekaran, Gopi Satykrishna Akisetty, Pradeep Ramachandran, Sravanthi Kota Venkata, Christopher A Bird, and Kevin Cone. 2018. Accelerating x265 with Intel\u00ae Advanced Vector Extensions 512. Technical Report. Intel."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844459"}],"event":{"name":"SYSTOR '20: The 13th ACM International Systems and Storage Conference","location":"Haifa Israel","acronym":"SYSTOR '20","sponsor":["Technion Israel Institute of Technology","SIGOPS ACM Special Interest Group on Operating Systems"]},"container-title":["Proceedings of the 13th ACM International Systems and Storage Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3383669.3398282","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3383669.3398282","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:33:18Z","timestamp":1750199598000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3383669.3398282"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5,30]]},"references-count":27,"alternative-id":["10.1145\/3383669.3398282","10.1145\/3383669"],"URL":"https:\/\/doi.org\/10.1145\/3383669.3398282","relation":{},"subject":[],"published":{"date-parts":[[2020,5,30]]},"assertion":[{"value":"2020-05-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}