{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:24:41Z","timestamp":1750220681750,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,5,5]],"date-time":"2020-05-05T00:00:00Z","timestamp":1588636800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nd\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,5,5]]},"DOI":"10.1145\/3384382.3384533","type":"proceedings-article","created":{"date-parts":[[2020,5,5]],"date-time":"2020-05-05T05:07:29Z","timestamp":1588655249000},"page":"1-10","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Automatic GPU Data Compression and Address Swizzling for\u00a0CPUs via Modified Virtual Address Translation"],"prefix":"10.1145","author":[{"given":"Larry","family":"Seiler","sequence":"first","affiliation":[{"name":"Facebook Reality Labs, USA"}]},{"given":"Daqi","family":"Lin","sequence":"additional","affiliation":[{"name":"University of Utah"}]},{"given":"Cem","family":"Yuksel","sequence":"additional","affiliation":[{"name":"University of Utah"}]}],"member":"320","published-online":{"date-parts":[[2020,5,5]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"ARM. 2017. Arm Frame Buffer Compression. https:\/\/developer.arm.com\/architectures\/media-architectures\/afbc  ARM. 2017. Arm Frame Buffer Compression. https:\/\/developer.arm.com\/architectures\/media-architectures\/afbc"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"e_1_3_2_1_3_1","unstructured":"Beeple. 2015. Cinema 4D Project Files. https:\/\/www.beeple-crap.com\/resources  Beeple. 2015. Cinema 4D Project Files. https:\/\/www.beeple-crap.com\/resources"},{"key":"e_1_3_2_1_4_1","unstructured":"Chris Brennan. 2016. Delta Color Compression Overview. https:\/\/gpuopen.com\/dcc-overview\/  Chris Brennan. 2016. Delta Color Compression Overview. https:\/\/gpuopen.com\/dcc-overview\/"},{"key":"e_1_3_2_1_6_1","unstructured":"Raymond Chen. 2003. Why is address space allocation granularity 64K?https:\/\/devblogs.microsoft.com\/oldnewthing\/20031008-00\/?p=42223  Raymond Chen. 2003. Why is address space allocation granularity 64K?https:\/\/devblogs.microsoft.com\/oldnewthing\/20031008-00\/?p=42223"},{"key":"e_1_3_2_1_7_1","unstructured":"Richard Connery. 2007. MegaTexture in Quake Wars. https:\/\/www.beyond3d.com\/content\/articles\/95\/1\/  Richard Connery. 2007. MegaTexture in Quake Wars. https:\/\/www.beyond3d.com\/content\/articles\/95\/1\/"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Magnus Ekman and Per Stenstrom. 2005. A robust main-memory compression scheme. In ACM SIGARCH Computer Architecture News Vol.\u00a033. 74\u201385.  Magnus Ekman and Per Stenstrom. 2005. A robust main-memory compression scheme. In ACM SIGARCH Computer Architecture News Vol.\u00a033. 74\u201385.","DOI":"10.1145\/1080695.1069978"},{"key":"e_1_3_2_1_9_1","unstructured":"FreeType. 2018. FreeType Overview. https:\/\/www.freetype.org\/freetype2\/docs\/  FreeType. 2018. FreeType Overview. https:\/\/www.freetype.org\/freetype2\/docs\/"},{"key":"e_1_3_2_1_10_1","unstructured":"Fabian Giesen. 2011. Texture tiling and swizzling. https:\/\/fgiesen.wordpress.com\/2011\/01\/17\/texture-tiling-and-swizzling\/  Fabian Giesen. 2011. Texture tiling and swizzling. https:\/\/fgiesen.wordpress.com\/2011\/01\/17\/texture-tiling-and-swizzling\/"},{"key":"e_1_3_2_1_11_1","unstructured":"Slawomir Grajewski. 2012. INTEL_map_texture. https:\/\/www.khronos.org\/registry\/OpenGL\/extensions\/INTEL\/INTEL_map_texture.txt  Slawomir Grajewski. 2012. INTEL_map_texture. https:\/\/www.khronos.org\/registry\/OpenGL\/extensions\/INTEL\/INTEL_map_texture.txt"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.1999.794796"},{"key":"e_1_3_2_1_13_1","unstructured":"Martina\u00a0K. Hartmeier. 2016. Software vs. GPU Rasterization in Chromium. https:\/\/software.intel.com\/en-us\/articles\/software-vs-gpu-rasterization-in-chromium  Martina\u00a0K. Hartmeier. 2016. Software vs. GPU Rasterization in Chromium. https:\/\/software.intel.com\/en-us\/articles\/software-vs-gpu-rasterization-in-chromium"},{"key":"e_1_3_2_1_14_1","unstructured":"Intel. 2016. OpenCL\u2122 2.0 Shared Virtual Memory Overview. https:\/\/software.intel.com\/en-us\/articles\/opencl-20-shared-virtual-memory-overview  Intel. 2016. OpenCL\u2122 2.0 Shared Virtual Memory Overview. https:\/\/software.intel.com\/en-us\/articles\/opencl-20-shared-virtual-memory-overview"},{"key":"e_1_3_2_1_15_1","first-page":"956","article-title":"System and method for fixed-rate block-based image compression with inferred pixel values","volume":"5","author":"Iourcha I","year":"1999","unstructured":"Konstantine\u00a0 I Iourcha , Krishna\u00a0 S Nayak , and Zhou Hong . 1999 . System and method for fixed-rate block-based image compression with inferred pixel values . US Patent 5 , 956 ,431. Konstantine\u00a0I Iourcha, Krishna\u00a0S Nayak, and Zhou Hong. 1999. System and method for fixed-rate block-based image compression with inferred pixel values. US Patent 5,956,431.","journal-title":"US Patent"},{"key":"e_1_3_2_1_16_1","unstructured":"Stephen Junkins. 2015. The Compute Architecture of Intel\u00ae Processor Graphics Gen9. https:\/\/software.intel.com\/sites\/default\/files\/managed\/c5\/9a\/The-Compute-Architecture-of-Intel-Processor-Graphics-Gen9-v1d0.pdf  Stephen Junkins. 2015. The Compute Architecture of Intel\u00ae Processor Graphics Gen9. https:\/\/software.intel.com\/sites\/default\/files\/managed\/c5\/9a\/The-Compute-Architecture-of-Intel-Processor-Graphics-Gen9-v1d0.pdf"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.834715"},{"key":"e_1_3_2_1_18_1","first-page":"203","article-title":"Transparent hardware-assisted memory decompression","volume":"10","author":"Malyugin Vyacheslav","year":"2019","unstructured":"Vyacheslav Malyugin , Luigi Semenzato , Choon\u00a0Ping Chng , Santhosh Rao , and Shinye Shiu . 2019 . Transparent hardware-assisted memory decompression . US Patent 10 , 203 ,901. Vyacheslav Malyugin, Luigi Semenzato, Choon\u00a0Ping Chng, Santhosh Rao, and Shinye Shiu. 2019. Transparent hardware-assisted memory decompression. US Patent 10,203,901.","journal-title":"US Patent"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/285305.285320"},{"key":"e_1_3_2_1_20_1","unstructured":"Morgan McGuire. 2017. Computer Graphics Archive. https:\/\/casual-effects.com\/data  Morgan McGuire. 2017. Computer Graphics Archive. https:\/\/casual-effects.com\/data"},{"key":"e_1_3_2_1_21_1","unstructured":"Microsoft. 2013. Tiled Resources. https:\/\/docs.microsoft.com\/en-us\/windows\/win32\/direct3d11\/tiled-resources  Microsoft. 2013. Tiled Resources. https:\/\/docs.microsoft.com\/en-us\/windows\/win32\/direct3d11\/tiled-resources"},{"key":"e_1_3_2_1_22_1","unstructured":"Microsoft. 2018. UMA Optimizations: CPU Accessible Textures and Standard Swizzle. https:\/\/docs.microsoft.com\/en-us\/windows\/win32\/direct3d12\/default-texture-mapping  Microsoft. 2018. UMA Optimizations: CPU Accessible Textures and Standard Swizzle. https:\/\/docs.microsoft.com\/en-us\/windows\/win32\/direct3d12\/default-texture-mapping"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540747"},{"key":"e_1_3_2_1_24_1","unstructured":"Graham Sellers. 2012. AMD_sparse_texture. https:\/\/www.khronos.org\/registry\/OpenGL\/extensions\/AMD\/AMD_sparse_texture.txt  Graham Sellers. 2012. AMD_sparse_texture. https:\/\/www.khronos.org\/registry\/OpenGL\/extensions\/AMD\/AMD_sparse_texture.txt"},{"key":"e_1_3_2_1_25_1","first-page":"516","article-title":"Providing Memory Bandwidth Compression Using Back-to-Back Read Operation By Compressed Memory Controllers (CMCs) in a Central Processing Unit (CPU)-Based System","volume":"14","author":"Verrilli Colin\u00a0Beaton","year":"2016","unstructured":"Colin\u00a0Beaton Verrilli , Mattheus Cornelis Antonius\u00a0Adrianus Heddes , Brian\u00a0Joel Schuh , Michael\u00a0Raymond Trombley , and Natarajan Vaidhyanathan . 2016 . Providing Memory Bandwidth Compression Using Back-to-Back Read Operation By Compressed Memory Controllers (CMCs) in a Central Processing Unit (CPU)-Based System . US Patent App. 14\/844 , 516 . Colin\u00a0Beaton Verrilli, Mattheus Cornelis Antonius\u00a0Adrianus Heddes, Brian\u00a0Joel Schuh, Michael\u00a0Raymond Trombley, and Natarajan Vaidhyanathan. 2016. Providing Memory Bandwidth Compression Using Back-to-Back Read Operation By Compressed Memory Controllers (CMCs) in a Central Processing Unit (CPU)-Based System. US Patent App. 14\/844,516.","journal-title":"US Patent App."}],"event":{"name":"I3D '20: Symposium on Interactive 3D Graphics and Games","sponsor":["SIGGRAPH ACM Special Interest Group on Computer Graphics and Interactive Techniques"],"location":"San Francisco CA USA","acronym":"I3D '20"},"container-title":["Symposium on Interactive 3D Graphics and Games"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3384382.3384533","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3384382.3384533","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:03:24Z","timestamp":1750197804000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3384382.3384533"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5,5]]},"references-count":24,"alternative-id":["10.1145\/3384382.3384533","10.1145\/3384382"],"URL":"https:\/\/doi.org\/10.1145\/3384382.3384533","relation":{},"subject":[],"published":{"date-parts":[[2020,5,5]]},"assertion":[{"value":"2020-05-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}