{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T17:05:46Z","timestamp":1780765546693,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":78,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,6,11]],"date-time":"2020-06-11T00:00:00Z","timestamp":1591833600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100014718","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1763743"],"award-info":[{"award-number":["CNS-1763743"]}],"id":[{"id":"10.13039\/100014718","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,6,11]]},"DOI":"10.1145\/3385412.3385987","type":"proceedings-article","created":{"date-parts":[[2020,6,7]],"date-time":"2020-06-07T01:40:10Z","timestamp":1591494010000},"page":"329-345","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["CARAT: a case for virtual memory through compiler- and runtime-based address translation"],"prefix":"10.1145","author":[{"given":"Brian","family":"Suchy","sequence":"first","affiliation":[{"name":"Northwestern University, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Simone","family":"Campanoni","sequence":"additional","affiliation":[{"name":"Northwestern University, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nikos","family":"Hardavellas","sequence":"additional","affiliation":[{"name":"Northwestern University, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peter","family":"Dinda","sequence":"additional","affiliation":[{"name":"Northwestern University, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,6,11]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"The Data Deluge. The Economist (25","year":"2010","unstructured":"2010. The Data Deluge. The Economist (25 February 2010). https: \/\/www.economist.com\/leaders\/2010\/02\/25\/the-data-deluge"},{"key":"e_1_3_2_1_2_1","volume-title":"principles, techniques","author":"Aho Alfred V","unstructured":"Alfred V Aho, Ravi Sethi, and Jeffrey D Ullman. 1986. Compilers, principles, techniques. Addison Wesley."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080209"},{"key":"e_1_3_2_1_4_1","volume-title":"Optimizing the TLB Shootdown Algorithm with Page Access Tracking. In 2017 USENIX Annual Technical Conference (USENIX ATC 17)","author":"Amit Nadav","year":"2017","unstructured":"Nadav Amit. 2017. Optimizing the TLB Shootdown Algorithm with Page Access Tracking. In 2017 USENIX Annual Technical Conference (USENIX ATC 17). USENIX Association, Santa Clara, CA, 27\u201339. https:\/\/www.usenix.org\/conference\/atc17\/technical-sessions\/ presentation\/amit"},{"key":"e_1_3_2_1_5_1","unstructured":"Apple Corporation. 1985. Inside Macintosh. Addison-Wesley."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.38"},{"key":"e_1_3_2_1_7_1","volume-title":"Proceedings of the 7th USENIX Workshop on Offensive Technologies (WOOT).","author":"Bangert Julian","year":"2013","unstructured":"Julian Bangert, Sergey Bratus, and Rebecca Shapiro andSean W. Smith. 2013. The Page-Fault Weird Machine: Lessons in Instruction-less Computation. In Proceedings of the 7th USENIX Workshop on Offensive Technologies (WOOT)."},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the ACM\/IEEE Conference on High Performance Networking and Computing (SC","author":"Barrett Richard","year":"2011","unstructured":"Richard Barrett, Michael Heroux, P. Lin, C. Vaughan, and A. Williams. 2011. Mini-applications: Vehicles for Co-Design. In Proceedings of the ACM\/IEEE Conference on High Performance Networking and Computing (SC 2011)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the 39th Annual International Symposium on Computer Architecture","author":"Basu Arkaprava","unstructured":"Arkaprava Basu, Mark D. Hill, and Michael M. Swift. 2012. Reducing Memory Reference Energy with Opportunistic Virtual Caching. In Proceedings of the 39th Annual International Symposium on Computer Architecture (Portland, OR) (ISCA \u201912). 297\u2013308."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3711640"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.032271063"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749717"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.26"},{"key":"e_1_3_2_1_16_1","volume-title":"proceedings of Compilers for Parallel Computing (CPC)","author":"Birch Johnnie","year":"2004","unstructured":"Johnnie Birch, Robert van Engelen, and Kyle Gallivan. 2004. Value range analysis of conditionally updated variables and pointers. proceedings of Compilers for Parallel Computing (CPC) (2004), 265\u2013276."},{"key":"e_1_3_2_1_17_1","unstructured":"R. E. Bryant R. H. Katz and E. D. Lazowska. 2008. Big-Data Computing: Creating revolutionary breakthroughs in commerce science and society. White Paper Computing Community Consortium Committee Computing Research Association (22 December 2008). http: \/\/cra.org\/ccc\/resources\/ccc-led-whitepapers\/"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665705"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.50"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629581"},{"key":"e_1_3_2_1_22_1","unstructured":"Jonathan Corbet. 2008. Memory Management Notifiers. https:\/\/lwn. net\/Articles\/266320\/."},{"key":"e_1_3_2_1_23_1","unstructured":"Jonathan Corbet. 2017. A Last-Minute MMU Notifier Change. https: \/\/lwn.net\/Articles\/732952\/."},{"key":"e_1_3_2_1_24_1","volume-title":"Efficient Address Translation for Architectures with Multiple Page Sizes. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS).","author":"Cox Guilherme","year":"2017","unstructured":"Guilherme Cox and Abhishek Bhattacharjee. 2017. Efficient Address Translation for Architectures with Multiple Page Sizes. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/IC2E.2017.16"},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of Black Hat USA","author":"Domas Christopher","year":"2015","unstructured":"Christopher Domas. 2015. The Memory Sinkhole. In Proceedings of Black Hat USA 2015."},{"key":"e_1_3_2_1_27_1","volume-title":"Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI","author":"Gregory","year":"2018","unstructured":"Gregory J. Duck and Roland H. C. Yap. 2018. EffectiveSan: Type and Memory Error Detection Using Dynamically Typed C\/C++. In Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI 2018)."},{"key":"e_1_3_2_1_28_1","volume-title":"Standard ECMA-335 Common Language Infrastructure (CLI)","author":"ECMA","unstructured":"ECMA 2005. Standard ECMA-335 Common Language Infrastructure (CLI) (3rd ed.). ECMA, Rue du Rhone 114 CH-1204 Geneva. http:\/\/ www.ecma-international.org\/publications\/standards\/Ecma-335.htm","edition":"3"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566471"},{"key":"e_1_3_2_1_30_1","volume-title":"Proceedings of the 2005 International Symposium on Low Power Electronics and Design","author":"Fan Dongrui","unstructured":"Dongrui Fan, Zhimin Tang, Hailin Huang, and Guang R. Gao. 2005. An Energy Efficient TLB Design Methodology. In Proceedings of the 2005 International Symposium on Low Power Electronics and Design (San Diego, CA) (ISLPED \u201905). 351\u2013356."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/24039.24041"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.10"},{"key":"e_1_3_2_1_33_1","unstructured":"GoogleNativeClient [n.d.]. Native Client. https:\/\/developer.chrome. com\/native-client."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.27"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2892242.2892255"},{"key":"e_1_3_2_1_36_1","volume-title":"Dinda","author":"Hale Kyle C.","year":"2015","unstructured":"Kyle C. Hale and Peter A. Dinda. 2015. A Case for Transforming PLDI \u201920, June 15\u201320, 2020, London, UK Brian Suchy, Simone Campanoni, Nikos Hardavellas, and Peter Dinda Parallel Runtime Systems Into Operating System Kernels (short paper). In Proceedings of the 24th International ACM Symposium on High Performance Parallel and Distributed Computing, (HPDC 2015)."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.77"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173194"},{"key":"e_1_3_2_1_40_1","unstructured":"Sandia National Labs."},{"key":"e_1_3_2_1_41_1","volume-title":"Proceedings of the 27th IEEE International Conference on the Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS).","author":"Hetland C.","unstructured":"C. Hetland, G. Tziantzioulis, B. Suchy, K. Hale, N. Hardavellas, and P. Dinda. 2019. Prospects for Functional Address Translation. In Proceedings of the 27th IEEE International Conference on the Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS)."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1272996.1273032"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1243418.1243424"},{"key":"e_1_3_2_1_44_1","unstructured":"Intel Corporation. 2016. Intel 64 and IA-32 Architectures Software Developer\u2019s Manual. Intel."},{"key":"e_1_3_2_1_45_1","volume-title":"Intel 64 and IA-32 Architectures Optimization Reference Manual","author":"Intel Corporation 2019.","unstructured":"Intel Corporation 2019. Intel 64 and IA-32 Architectures Optimization Reference Manual. Intel Corporation."},{"key":"e_1_3_2_1_46_1","volume-title":"Technical Report NAS-99-011. NASA.","author":"Jin H.","year":"1999","unstructured":"H. Jin, M. Frumkin, and J. Yan. 1999. The Open MP Implementation of NAS Parallel Benchmarks and Its Performance (NAS 3). Technical Report NAS-99-011. NASA."},{"key":"e_1_3_2_1_47_1","volume-title":"Proceedings of the 2017 International Symposium on Code Generation and Optimization","author":"Johnson Nick P.","unstructured":"Nick P. Johnson, Jordan Fix, Stephen R. Beard, Taewook Oh, Thomas B. Jablin, and David I. August. 2017. A Collaborative Dependence Analysis Framework. In Proceedings of the 2017 International Symposium on Code Generation and Optimization (Austin, USA) (CGO \u201917). IEEE Press, Piscataway, NJ, USA, 148\u2013159. http:\/\/dl.acm.org\/citation.cfm? id=3049832.3049849"},{"key":"e_1_3_2_1_48_1","volume-title":"Proceedings of the 1997 International Symposium on Low Power Electronics and Design","author":"Juan Toni","unstructured":"Toni Juan, Tomas Lang, and Juan J. Navarro. 1997. Reducing TLB Power Requirements. In Proceedings of the 1997 International Symposium on Low Power Electronics and Design (Monterey, CA) (ISLPED \u201997). 196\u2013 201."},{"key":"e_1_3_2_1_49_1","volume-title":"Proceedings of the IEEE International Symposium on the Performance Analysis of Systems and Software (ISPASS). 161\u2013168","author":"Kadayif I.","unstructured":"I. Kadayif, P. Nath, M. Kandemir, and A. Sivasubramaniam. 2004. Compiler-directed physical address generation for reducing dTLB power. In Proceedings of the IEEE International Symposium on the Performance Analysis of Systems and Software (ISPASS). 161\u2013168."},{"key":"e_1_3_2_1_50_1","volume-title":"Proceedings of the 35th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 185\u2013196","author":"Kadayif I.","unstructured":"I. Kadayif, A. Sivasubramaniam, M. Kandemir, G. Kandiraju, and G. Chen. 2002. Generating physical addresses directly for saving instruction TLB energy. In Proceedings of the 35th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 185\u2013196."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446100"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3178372.3179519"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"crossref","unstructured":"T. Kilburn D. B. G. Edwards M. J. Lanigan and F. H. Sumner. 1962. One-Level Storage System. (April 1962).","DOI":"10.1109\/TEC.1962.5219356"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_55_1","volume-title":"Keystone: An Open Framework for Architecting TEEs. arXiv","author":"Lee Dayeol","year":"2019","unstructured":"Dayeol Lee, David Kohlbrenner, Shweta Shinde, Dawn Song, and Krste Asanovic. 2019. Keystone: An Open Framework for Architecting TEEs. arXiv: 1907.10119 [cs.CR]"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3168811"},{"key":"e_1_3_2_1_57_1","volume-title":"Capability-Based Computer Systems","author":"Levy Hank","unstructured":"Hank Levy. 1984. Capability-Based Computer Systems. Digital Press."},{"key":"e_1_3_2_1_58_1","volume-title":"Proceedings of the 24th ACM SIGSOFT International Symposium on Foundations of Software Engineering (FSE","author":"Miucin Svetozar","year":"2016","unstructured":"Svetozar Miucin, Conor Brady, and Alexandra Fedorova. 2016. Endto-end Memory Behavior Profiling with DINAMITE. In Proceedings of the 24th ACM SIGSOFT International Symposium on Foundations of Software Engineering (FSE 2016)."},{"key":"e_1_3_2_1_59_1","volume-title":"Proceedings of the 13th Annual IEEE\/ACM International Symposium on Code Generation and Optimization","author":"Nagaraj Vaivaswatha","unstructured":"Vaivaswatha Nagaraj and R. Govindarajan. 2015. Approximating Flow-sensitive Pointer Analysis Using Frequent Itemset Mining. In Proceedings of the 13th Annual IEEE\/ACM International Symposium on Code Generation and Optimization (San Francisco, California) (CGO \u201915). IEEE Computer Society, Washington, DC, USA, 225\u2013234. http: \/\/dl.acm.org\/citation.cfm?id=2738600.2738629"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/263699.263712"},{"key":"e_1_3_2_1_61_1","volume-title":"Technical Report CMU-CS-96-165. School of Computer Science","author":"Necula George","unstructured":"George Necula and Peter Lee. 1996. Proof-Carrying Code. Technical Report CMU-CS-96-165. School of Computer Science, Carnegie Mellon University."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/238721.238781"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.30"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00026"},{"key":"e_1_3_2_1_65_1","volume-title":"Programming Windows","author":"Petzold Charles","unstructured":"Charles Petzold. 1988. Programming Windows. Microsoft Press."},{"key":"e_1_3_2_1_66_1","volume-title":"Proceedings of the 16th ACM Great Lakes Symposium on VLSI","author":"Puttaswamy Kiran","unstructured":"Kiran Puttaswamy and Gabriel H. Loh. 2006. Thermal Analysis of a 3D Die-stacked High-performance Microprocessor. In Proceedings of the 16th ACM Great Lakes Symposium on VLSI (Philadelphia, PA) (GLSVLSI \u201906). 19\u201324."},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.273.0237"},{"key":"e_1_3_2_1_68_1","unstructured":"David Sehr Robert Muth Cliff L Biffle Victor Khimenko Egor Pasko Bennet Yee Karl Schimpf and Brad Chen. 2010. Adapting software fault isolation to contemporary CPU architectures. (2010)."},{"key":"e_1_3_2_1_69_1","volume-title":"NSF Workshop Report (September","author":"Semiconductor Industry Association and Semiconductor Research Corporation.","year":"2015","unstructured":"Semiconductor Industry Association and Semiconductor Research Corporation. 2015. Rebooting the IT Revolution: A Call to Action. NSF Workshop Report (September 2015)."},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00025"},{"key":"e_1_3_2_1_71_1","volume-title":"Keynote at the 44th Annual IEEE\/ACM International Symposium on CARAT: A Case for Virtual Memory through Compiler- and Runtime-Based Address Translation PLDI \u201920, June 15\u201320","author":"Sodani Avinash","year":"2020","unstructured":"Avinash Sodani. 2011. Race to Exascale: Opportunities and Challenges. In Keynote at the 44th Annual IEEE\/ACM International Symposium on CARAT: A Case for Virtual Memory through Compiler- and Runtime-Based Address Translation PLDI \u201920, June 15\u201320, 2020, London, UK Microarchitecture (Porto Alegre, Brazil) (MICRO 44)."},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/237721.237727"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/2892208.2892235"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/2892208.2892235"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337223.2337300"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53413-7_24"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.65"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/168619.168635"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322223"},{"key":"e_1_3_2_1_80_1","unstructured":"Zi Yan J\u00e1n Vesel\u00fd Guilherme Cox and Abhishek Bhattacharjee. 2017."},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080211"}],"event":{"name":"PLDI '20: 41st ACM SIGPLAN International Conference on Programming Language Design and Implementation","location":"London UK","acronym":"PLDI '20","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3385412.3385987","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3385412.3385987","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:14Z","timestamp":1750200074000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3385412.3385987"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,11]]},"references-count":78,"alternative-id":["10.1145\/3385412.3385987","10.1145\/3385412"],"URL":"https:\/\/doi.org\/10.1145\/3385412.3385987","relation":{},"subject":[],"published":{"date-parts":[[2020,6,11]]},"assertion":[{"value":"2020-06-11","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}