{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,9]],"date-time":"2026-06-09T08:42:00Z","timestamp":1780994520094,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,6,11]],"date-time":"2020-06-11T00:00:00Z","timestamp":1591833600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,6,11]]},"DOI":"10.1145\/3385412.3386024","type":"proceedings-article","created":{"date-parts":[[2020,6,7]],"date-time":"2020-06-07T01:40:10Z","timestamp":1591494010000},"page":"258-271","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":26,"title":["LLHD: a multi-level intermediate representation for hardware description languages"],"prefix":"10.1145","author":[{"given":"Fabian","family":"Schuiki","sequence":"first","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Andreas","family":"Kurth","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tobias","family":"Grosser","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"ETH Zurich, Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,6,11]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"IEEE 1076-2008. 2008. VHDL Language Reference Manual."},{"key":"e_1_3_2_1_2_1","unstructured":"IEEE 1164. 1993. Standard Multivalue Logic System for VHDL Model Interoperability."},{"key":"e_1_3_2_1_3_1","unstructured":"IEEE 1364. 2005. Standard for Verilog Hardware Description Language."},{"key":"e_1_3_2_1_4_1","unstructured":"IEEE 1800-2017. 2017. SystemVerilog Unified Hardware Design Specification and Verification Language."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/73560.73561"},{"key":"e_1_3_2_1_6_1","unstructured":"Anon. 2019. netlistDB: Intermediate format for digital hardware representation with graph database API. https:\/\/github.com\/HardwareIR\/ netlistDB."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"e_1_3_2_1_8_1","unstructured":"Matthias Braun Sebastian Buchwald and Andreas Zwinkau. 2011. Firm-a graph-based intermediate representation. KIT Fakult\u00e4t f\u00fcr Informatik."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/800229.806955"},{"key":"e_1_3_2_1_10_1","volume-title":"Bounded model checking using satisfiability solving. Formal methods in system design 19, 1","author":"Clarke Edmund","year":"2001","unstructured":"Edmund Clarke, Armin Biere, Richard Raimi, and Yunshan Zhu. 2001. Bounded model checking using satisfiability solving. Formal methods in system design 19, 1 (2001), 7\u201334."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/201059.201061"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/75277.75280"},{"key":"e_1_3_2_1_13_1","volume-title":"Computer-Aided Verification","author":"Gupta Aarti","unstructured":"Aarti Gupta. 1992. Formal hardware verification methods: A survey. In Computer-Aided Verification. Springer, 5\u201392."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203780"},{"key":"e_1_3_2_1_15_1","volume-title":"International Workshop on Languages and Compilers for Parallel Computing. Springer, 1\u201314","author":"Johnson Troy A","year":"2004","unstructured":"Troy A Johnson, Sang-Ik Lee, Long Fei, Ayon Basumallik, Gautam Upadhyaya, Rudolf Eigenmann, and Samuel P Midkiff. 2004. Experiences in using cetus for source-to-source transformations. In International Workshop on Languages and Compilers for Parallel Computing. Springer, 1\u201314."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_17_1","volume-title":"MLIR: A Compiler Infrastructure for the End of Moore\u2019s Law. arXiv: cs.PL\/2002.11054","author":"Lattner Chris","year":"2020","unstructured":"Chris Lattner, Mehdi Amini, Uday Bondhugula, Albert Cohen, Andy Davis, Jacques Pienaar, River Riddle, Tatiana Shpeisman, Nicolas Vasilache, and Oleksandr Zinenko. 2020. MLIR: A Compiler Infrastructure for the End of Moore\u2019s Law. arXiv: cs.PL\/2002.11054"},{"key":"e_1_3_2_1_19_1","volume-title":"CoSA: Integrated Verification for Agile Hardware Design. In 2018 Formal Methods in Computer Aided Design (FMCAD)","author":"Mattarei Cristian","unstructured":"Cristian Mattarei, Makai Mann, Clark Barrett, Ross G Daly, Dillon Huff, and Pat Hanrahan. 2018. CoSA: Integrated Verification for Agile Hardware Design. In 2018 Formal Methods in Computer Aided Design (FMCAD). IEEE, 1\u20135."},{"key":"e_1_3_2_1_20_1","volume-title":"Proceedings of the Nord\/USENIX Users Conference. Citeseer.","author":"Novillo Diego","year":"2003","unstructured":"Diego Novillo. 2003. Tree ssa\u2014a new high-level optimization framework for the gnu compiler collection. In Proceedings of the Nord\/USENIX Users Conference. Citeseer."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2499370.2462176"},{"key":"e_1_3_2_1_22_1","volume-title":"Design and optimization of compilers","author":"Rustin Randall","unstructured":"Randall Rustin. 1972. Design and optimization of compilers. Vol. 5. Prentice Hall."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358292"},{"key":"e_1_3_2_1_25_1","volume-title":"Lambda: The ultimate imperative. Technical Report. MASSACHUSETTS INST OF TECH CAMBRIDGE ARTIFICIAL INTELLIGENCE LAB.","author":"Steele Guy Lewis","year":"1976","unstructured":"Guy Lewis Steele Jr and Gerald Jay Sussman. 1976. Lambda: The ultimate imperative. Technical Report. MASSACHUSETTS INST OF TECH CAMBRIDGE ARTIFICIAL INTELLIGENCE LAB."},{"key":"e_1_3_2_1_26_1","volume-title":"Design Verification Conference. http:\/\/sutherland-hdl.com\/papers\/2006-DVCon_SystemVerilog_synthesis_subset_paper.pdf","author":"Sutherland Stuart","year":"2006","unstructured":"Stuart Sutherland. 2006. A proposal for a standard synthesizable subset of SystemVerilog-2005: What the IEEE failed to define. In Design Verification Conference. http:\/\/sutherland-hdl.com\/papers\/2006-DVCon_SystemVerilog_synthesis_subset_paper.pdf"},{"key":"e_1_3_2_1_27_1","volume-title":"LGraph: A Unified Data Model and API for Productive Open-Source Hardware Design. Second Workshop on Open-Source EDA Technology (WOSET) (Nov","author":"Wang Sheng-Hong","year":"2019","unstructured":"Sheng-Hong Wang, Rafael T. Possignolo, Qian Chen, Rohan Ganpati, and Jose Renau. 2019. LGraph: A Unified Data Model and API for Productive Open-Source Hardware Design. Second Workshop on Open-Source EDA Technology (WOSET) (Nov 2019)."},{"key":"e_1_3_2_1_28_1","volume-title":"LNAST: A Language Neutral Intermediate Representation for Hardware Description Languages. Second Workshop on Open-Source EDA Technology (WOSET) (Nov","author":"Wang Sheng-Hong","year":"2019","unstructured":"Sheng-Hong Wang, Akash Sridhar, and Jose Renau. 2019. LNAST: A Language Neutral Intermediate Representation for Hardware Description Languages. Second Workshop on Open-Source EDA Technology (WOSET) (Nov 2019)."},{"key":"e_1_3_2_1_30_1","unstructured":"Clifford Wolf. 2018. Yosys Manual RTLIL specification. http:\/\/www. clifford.at\/yosys\/files\/yosys_manual.pdf."}],"event":{"name":"PLDI '20: 41st ACM SIGPLAN International Conference on Programming Language Design and Implementation","location":"London UK","acronym":"PLDI '20","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages"]},"container-title":["Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3385412.3386024","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3385412.3386024","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:49Z","timestamp":1750199929000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3385412.3386024"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,11]]},"references-count":27,"alternative-id":["10.1145\/3385412.3386024","10.1145\/3385412"],"URL":"https:\/\/doi.org\/10.1145\/3385412.3386024","relation":{},"subject":[],"published":{"date-parts":[[2020,6,11]]},"assertion":[{"value":"2020-06-11","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}