{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,31]],"date-time":"2026-07-31T12:12:12Z","timestamp":1785499932520,"version":"3.56.0"},"reference-count":53,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2018,11,30]],"date-time":"2018-11-30T00:00:00Z","timestamp":1543536000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Comput. Syst."],"published-print":{"date-parts":[[2018,11,30]]},"abstract":"<jats:p>\n            System-level Dynamic Binary Translation (DBT) provides the capability to boot an Operating System (OS) and execute programs compiled for an Instruction Set Architecture (ISA) different from that of the host machine. Due to their performance-critical nature, system-level DBT frameworks are typically hand-coded and heavily optimized, both for their guest and host architectures. While this results in good performance of the DBT system, engineering costs for supporting a new architecture or extending an existing architecture are high. In this article, we develop a novel, retargetable DBT hypervisor, which includes guest-specific modules generated from high-level guest machine specifications. Our system simplifies retargeting of the DBT, but it also delivers performance levels in excess of existing manually created DBT solutions. We achieve this by combining offline and online optimizations and exploiting the freedom of a Just-in-time (JIT) compiler operating in a bare-metal environment provided by a Virtual Machine (VM) hypervisor. We evaluate our DBT using both targeted micro-benchmarks as well as standard application benchmarks, and we demonstrate its ability to outperform the de facto standard Q\n            <jats:sc>EMU<\/jats:sc>\n            DBT system. Our system delivers an average speedup of 2.21\u00d7 over Q\n            <jats:sc>EMU<\/jats:sc>\n            across SPEC CPU2006 integer benchmarks running in a full-system Linux OS environment, compiled for the 64-bit ARMv8-A ISA and hosted on an x86-64 platform. For floating-point applications the speedup is even higher, reaching 6.49\u00d7 on average. We demonstrate that our system-level DBT system significantly reduces the effort required to support a new ISA while delivering outstanding performance.\n          <\/jats:p>","DOI":"10.1145\/3386161","type":"journal-article","created":{"date-parts":[[2020,5,31]],"date-time":"2020-05-31T04:15:56Z","timestamp":1590898556000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A Retargetable System-level DBT Hypervisor"],"prefix":"10.1145","volume":"36","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7662-3146","authenticated-orcid":false,"given":"Tom","family":"Spink","sequence":"first","affiliation":[{"name":"University of Edinburgh, Edinburgh"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Harry","family":"Wagstaff","sequence":"additional","affiliation":[{"name":"University of Edinburgh, Edinburgh"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7246-251X","authenticated-orcid":false,"given":"Bj\u00f6rn","family":"Franke","sequence":"additional","affiliation":[{"name":"University of Edinburgh, Edinburgh"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,5,30]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10766-005-7301-0"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/349299.349303"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/1855741.1855754"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/1247360.1247401"},{"key":"e_1_2_1_5_1","volume-title":"Proceedings of the 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI\u201911)","author":"B\u00f6hm Igor","year":"1993","unstructured":"Igor B\u00f6hm , Tobias J. K. Edler von Koch, Stephen C. Kyle, Bj\u00f6rn Franke, and Nigel Topham. 2011. Generalized just-in-time trace compilation using a parallel task farm in a dynamic binary translator . In Proceedings of the 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI\u201911) . ACM, New York, NY, 74--85. DOI:https:\/\/doi.org\/10.1145\/ 1993 498.1993508 Igor B\u00f6hm, Tobias J. K. Edler von Koch, Stephen C. Kyle, Bj\u00f6rn Franke, and Nigel Topham. 2011. Generalized just-in-time trace compilation using a parallel task farm in a dynamic binary translator. In Proceedings of the 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI\u201911). ACM, New York, NY, 74--85. DOI:https:\/\/doi.org\/10.1145\/1993498.1993508"},{"key":"e_1_2_1_6_1","volume-title":"Proceedings of the Workshop on Rapid Simulation and Performance Evalution: Methods and Tools (RAPIDO\u201908)","author":"Brandner Florian","year":"2008","unstructured":"Florian Brandner , Andreas Fellnhofer , Andreas Krall , and David Riegler . 2008 . Fast and accurate simulation using the LLVM compiler framework . In Proceedings of the Workshop on Rapid Simulation and Performance Evalution: Methods and Tools (RAPIDO\u201908) . Florian Brandner, Andreas Fellnhofer, Andreas Krall, and David Riegler. 2008. Fast and accurate simulation using the LLVM compiler framework. In Proceedings of the Workshop on Rapid Simulation and Performance Evalution: Methods and Tools (RAPIDO\u201908)."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/776261.776290"},{"key":"e_1_2_1_8_1","volume-title":"Proceedings of the International Symposium on Code Generation and Optimization (CGO\u201918)","author":"Buchwald Sebastian","year":"2018","unstructured":"Sebastian Buchwald , Andreas Fried , and Sebastian Hack . 2018 . Synthesizing an instruction selection rule library from semantic specifications . In Proceedings of the International Symposium on Code Generation and Optimization (CGO\u201918) . ACM, New York, NY, 300--313. DOI:https:\/\/doi.org\/10.1145\/3168821 Sebastian Buchwald, Andreas Fried, and Sebastian Hack. 2018. Synthesizing an instruction selection rule library from semantic specifications. In Proceedings of the International Symposium on Code Generation and Optimization (CGO\u201918). ACM, New York, NY, 300--313. DOI:https:\/\/doi.org\/10.1145\/3168821"},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of the International Conference on Knowledge and Systems Engineering. 113--119","author":"Cai Z.","year":"2009","unstructured":"Z. Cai , A. Liang , Z. Qi , L. Jiang , X. Li , H. Guan , and Y. Chen . 2009. Performance comparison of register allocation algorithms in dynamic binary translation . In Proceedings of the International Conference on Knowledge and Systems Engineering. 113--119 . DOI:https:\/\/doi.org\/10.1109\/KSE. 2009 .16 Z. Cai, A. Liang, Z. Qi, L. Jiang, X. Li, H. Guan, and Y. Chen. 2009. Performance comparison of register allocation algorithms in dynamic binary translation. In Proceedings of the International Conference on Knowledge and Systems Engineering. 113--119. DOI:https:\/\/doi.org\/10.1109\/KSE.2009.16"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.671403"},{"key":"e_1_2_1_12_1","volume-title":"Walkabout: A Retargetable Dynamic Binary Translation Framework. Technical Report. Sun Microsystems","author":"Cifuentes Cristina","year":"2002","unstructured":"Cristina Cifuentes , Brian Lewis , and David Ung . 2002 . Walkabout: A Retargetable Dynamic Binary Translation Framework. Technical Report. Sun Microsystems , Inc., Mountain View, CA. Cristina Cifuentes, Brian Lewis, and David Ung. 2002. Walkabout: A Retargetable Dynamic Binary Translation Framework. Technical Report. Sun Microsystems, Inc., Mountain View, CA."},{"key":"e_1_2_1_13_1","volume-title":"Cmelik and David Keppel","author":"Robert","year":"1993","unstructured":"Robert F. Cmelik and David Keppel . 1993 . Shade : A Fast Instruction Set Simulator for Execution Profiling. Technical Report. Sun Microsystems, Inc., Mountain View, CA. Robert F. Cmelik and David Keppel. 1993. Shade: A Fast Instruction Set Simulator for Execution Profiling. Technical Report. Sun Microsystems, Inc., Mountain View, CA."},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the International Symposium on Code Generation and Optimization, (CGO\u201917)","author":"Cota Emilio G.","unstructured":"Emilio G. Cota , Paolo Bonzini , Alex Benn\u00e9e , and Luca P. Carloni . 2017. Cross-ISA machine emulation for multicores . In Proceedings of the International Symposium on Code Generation and Optimization, (CGO\u201917) , Vijay Janapa Reddi, Aaron Smith, and Lingjia Tang (Eds.). ACM, 210--220. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id=3049855. Emilio G. Cota, Paolo Bonzini, Alex Benn\u00e9e, and Luca P. Carloni. 2017. Cross-ISA machine emulation for multicores. In Proceedings of the International Symposium on Code Generation and Optimization, (CGO\u201917), Vijay Janapa Reddi, Aaron Smith, and Lingjia Tang (Eds.). ACM, 210--220. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id=3049855."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3050748.3050756"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3062341.3062371"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2003.1191529"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2011.102"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the 24th International Symposium on Computer Architecture (ISCA\u201997)","author":"Ebcio\u011flu Kemal","unstructured":"Kemal Ebcio\u011flu and Erik R. Altman . 1997. DAISY: Dynamic compilation for 100% architectural compatibility . In Proceedings of the 24th International Symposium on Computer Architecture (ISCA\u201997) . ACM, New York, NY, 26--37. DOI:https:\/\/doi.org\/10.1145\/264107.264126 Kemal Ebcio\u011flu and Erik R. Altman. 1997. DAISY: Dynamic compilation for 100% architectural compatibility. In Proceedings of the 24th International Symposium on Computer Architecture (ISCA\u201997). ACM, New York, NY, 26--37. DOI:https:\/\/doi.org\/10.1145\/264107.264126"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/2738600.2738610"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259030"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173456"},{"key":"e_1_2_1_23_1","unstructured":"Intel. 2018. Intel XED. Retrieved from https:\/\/intelxed.github.io\/.  Intel. 2018. Intel XED. Retrieved from https:\/\/intelxed.github.io\/."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-92990-1_6"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522718"},{"key":"e_1_2_1_26_1","unstructured":"Paul Knowles. 2008. Transitive and QuickTransit Overview. Retrieved from https:\/\/www.linux-kvm.org\/images\/9\/98\/KvmForum2008%24kdf2008_2.pdf.  Paul Knowles. 2008. Transitive and QuickTransit Overview. Retrieved from https:\/\/www.linux-kvm.org\/images\/9\/98\/KvmForum2008%24kdf2008_2.pdf."},{"key":"e_1_2_1_27_1","article-title":"Efficient software decoder design","author":"Krishna Rajeev","year":"2001","unstructured":"Rajeev Krishna and Todd Austin . 2001 . Efficient software decoder design . Tech. Commit. Comput. Archit. Newslett. ( Oct. 2001). Rajeev Krishna and Todd Austin. 2001. Efficient software decoder design. Tech. Commit. Comput. Archit. Newslett. (Oct. 2001).","journal-title":"Tech. Commit. Comput. Archit. Newslett."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2006.27"},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201915)","author":"Lockhart D.","year":"2015","unstructured":"D. Lockhart , B. Ilbeyi , and C. Batten . 2015. Pydgin: Generating fast instruction set simulators from simple architecture descriptions with meta-tracing JIT compilers . In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201915) . 256--267. DOI:https:\/\/doi.org\/10.1109\/ISPASS. 2015 .7095811 D. Lockhart, B. Ilbeyi, and C. Batten. 2015. Pydgin: Generating fast instruction set simulators from simple architecture descriptions with meta-tracing JIT compilers. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201915). 256--267. DOI:https:\/\/doi.org\/10.1109\/ISPASS.2015.7095811"},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES\u201909)","author":"Moore Ryan W.","unstructured":"Ryan W. Moore , Jos\u00e9 A. Baiocchi , Bruce R. Childers , Jack W. Davidson , and Jason D. Hiser . 2009. Addressing the challenges of DBT for the ARM architecture . In Proceedings of the ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES\u201909) . ACM, New York, NY, 147--156. DOI:https:\/\/doi.org\/10.1145\/1542452.1542472 Ryan W. Moore, Jos\u00e9 A. Baiocchi, Bruce R. Childers, Jack W. Davidson, and Jason D. Hiser. 2009. Addressing the challenges of DBT for the ARM architecture. In Proceedings of the ACM SIGPLAN\/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES\u201909). ACM, New York, NY, 147--156. DOI:https:\/\/doi.org\/10.1145\/1542452.1542472"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2016604.2016635"},{"key":"e_1_2_1_32_1","volume-title":"Proceedings of the 9th Working Conference on Reverse Engineering. 35--44","author":"Probst M.","year":"2002","unstructured":"M. Probst , A. Krall , and B. Scholz . 2002. Register liveness analysis for optimizing dynamic binary translation . In Proceedings of the 9th Working Conference on Reverse Engineering. 35--44 . DOI:https:\/\/doi.org\/10.1109\/WCRE. 2002 .1173062 M. Probst, A. Krall, and B. Scholz. 2002. Register liveness analysis for optimizing dynamic binary translation. In Proceedings of the 9th Working Conference on Reverse Engineering. 35--44. DOI:https:\/\/doi.org\/10.1109\/WCRE.2002.1173062"},{"key":"e_1_2_1_33_1","volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201917)","author":"Rokicki S.","year":"2017","unstructured":"S. Rokicki , E. Rohou , and S. Derrien . 2017. Hardware-accelerated dynamic binary translation . In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201917) . 1062--1067. DOI:https:\/\/doi.org\/10.23919\/DATE. 2017 .7927147 S. Rokicki, E. Rohou, and S. Derrien. 2017. Hardware-accelerated dynamic binary translation. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201917). 1062--1067. DOI:https:\/\/doi.org\/10.23919\/DATE.2017.7927147"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.5555\/900529"},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the International Symposium on Code Generation and Optimization: Feedback-directed and Runtime Optimization (CGO\u201903)","author":"Scott K.","unstructured":"K. Scott , N. Kumar , S. Velusamy , B. Childers , J. W. Davidson , and M. L. Soffa . 2003. Retargetable and reconfigurable software dynamic translation . In Proceedings of the International Symposium on Code Generation and Optimization: Feedback-directed and Runtime Optimization (CGO\u201903) . IEEE Computer Society, Washington, DC, 36--47. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id=776261.776265. K. Scott, N. Kumar, S. Velusamy, B. Childers, J. W. Davidson, and M. L. Soffa. 2003. Retargetable and reconfigurable software dynamic translation. In Proceedings of the International Symposium on Code Generation and Optimization: Feedback-directed and Runtime Optimization (CGO\u201903). IEEE Computer Society, Washington, DC, 36--47. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id=776261.776265."},{"key":"e_1_2_1_36_1","volume-title":"Proceedings of the 5th International Symposium on Computing and Networking (CANDAR\u201918)","volume":"00","author":"Shigenobu K.","year":"2017","unstructured":"K. Shigenobu , K. Ootsu , T. Ohkawa , and T. Yokota . 2018. A translation method of ARM machine code to LLVM-IR for binary code parallelization and optimization . In Proceedings of the 5th International Symposium on Computing and Networking (CANDAR\u201918) , Vol. 00 . 575--579. DOI:https:\/\/doi.org\/10.1109\/CANDAR. 2017 .75 K. Shigenobu, K. Ootsu, T. Ohkawa, and T. Yokota. 2018. A translation method of ARM machine code to LLVM-IR for binary code parallelization and optimization. In Proceedings of the 5th International Symposium on Computing and Networking (CANDAR\u201918), Vol. 00. 575--579. DOI:https:\/\/doi.org\/10.1109\/CANDAR.2017.75"},{"key":"e_1_2_1_37_1","doi-asserted-by":"crossref","unstructured":"R. A. Sokolov and A. V. Ermolovich. 2012. Background optimization in full system binary translation. Program. Comput. Softw. 38 3 (01 June 2012) 119--126. DOI:https:\/\/doi.org\/10.1134\/S0361768812030073  R. A. Sokolov and A. V. Ermolovich. 2012. Background optimization in full system binary translation. Program. Comput. Softw. 38 3 (01 June 2012) 119--126. DOI:https:\/\/doi.org\/10.1134\/S0361768812030073","DOI":"10.1134\/S0361768812030073"},{"key":"e_1_2_1_38_1","volume-title":"Proceedings of the International Conference on Computer Architecture (ISCA\u201910)","author":"Souza Maxwell","year":"2012","unstructured":"Maxwell Souza , Daniel Nic\u00e1cio , and Guido Ara\u00fajo . 2012 . ISAMAP: Instruction mapping driven by dynamic binary translation . In Proceedings of the International Conference on Computer Architecture (ISCA\u201910) . Springer-Verlag, Berlin, 117--138. DOI:https:\/\/doi.org\/10.1007\/978-3-642-24322-6_11 Maxwell Souza, Daniel Nic\u00e1cio, and Guido Ara\u00fajo. 2012. ISAMAP: Instruction mapping driven by dynamic binary translation. In Proceedings of the International Conference on Computer Architecture (ISCA\u201910). Springer-Verlag, Berlin, 117--138. DOI:https:\/\/doi.org\/10.1007\/978-3-642-24322-6_11"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2996798"},{"key":"e_1_2_1_40_1","volume-title":"Proceedings of the International Conference\/Workshop on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS\u201915)","author":"Spink Tom","unstructured":"Tom Spink , Harry Wagstaff , Bj\u00f6rn Franke , and Nigel P. Topham . 2015. Efficient dual-ISA support in a retargetable, asynchronous dynamic binary translator . In Proceedings of the International Conference\/Workshop on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS\u201915) . 103--112. Tom Spink, Harry Wagstaff, Bj\u00f6rn Franke, and Nigel P. Topham. 2015. Efficient dual-ISA support in a retargetable, asynchronous dynamic binary translator. In Proceedings of the International Conference\/Workshop on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS\u201915). 103--112."},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10207-014-0250-0"},{"key":"e_1_2_1_42_1","volume-title":"Vulcan: Binary Transformation in a Distributed Environment. Technical Report. Microsoft Research. 12 pages.","author":"Srivastava Amitabh","year":"2001","unstructured":"Amitabh Srivastava , Andrew Edwards , and Hoi Vo . 2001 . Vulcan: Binary Transformation in a Distributed Environment. Technical Report. Microsoft Research. 12 pages. Retrieved from https:\/\/www.microsoft.com\/en-us\/research\/publication\/vulcan-binary-transformation-in-a-distributed-environment\/. Amitabh Srivastava, Andrew Edwards, and Hoi Vo. 2001. Vulcan: Binary Transformation in a Distributed Environment. Technical Report. Microsoft Research. 12 pages. Retrieved from https:\/\/www.microsoft.com\/en-us\/research\/publication\/vulcan-binary-transformation-in-a-distributed-environment\/."},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/384198.384213"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/351397.351414"},{"key":"e_1_2_1_46_1","volume-title":"Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201917)","author":"Wagstaff H.","year":"2017","unstructured":"H. Wagstaff , B. Bodin , T. Spink , and B. Franke . 2017. SimBench: A portable benchmarking methodology for full-system simulators . In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201917) . 217--226. DOI:https:\/\/doi.org\/10.1109\/ISPASS. 2017 .7975293 H. Wagstaff, B. Bodin, T. Spink, and B. Franke. 2017. SimBench: A portable benchmarking methodology for full-system simulators. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS\u201917). 217--226. DOI:https:\/\/doi.org\/10.1109\/ISPASS.2017.7975293"},{"key":"e_1_2_1_47_1","volume-title":"Proceedings of the 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201913)","author":"Wagstaff H.","unstructured":"H. Wagstaff , M. Gould , B. Franke , and N. Topham . 2013. Early partial evaluation in a JIT-compiled, retargetable instruction set simulator generated from a high-level architecture description . In Proceedings of the 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201913) . 1--6. DOI:https:\/\/doi.org\/10.1145\/2463209.2488760 H. Wagstaff, M. Gould, B. Franke, and N. Topham. 2013. Early partial evaluation in a JIT-compiled, retargetable instruction set simulator generated from a high-level architecture description. In Proceedings of the 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201913). 1--6. DOI:https:\/\/doi.org\/10.1145\/2463209.2488760"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.5555\/2392163.2392166"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3177160"},{"key":"e_1_2_1_50_1","volume-title":"Proceedings of the Usenix Annual Technical Conference (USENIX ATC\u201916)","author":"Wang Wenwen","year":"2016","unstructured":"Wenwen Wang , Pen-Chung Yew , Antonia Zhai , and Stephen McCamant . 2016 . A general persistent code caching framework for dynamic binary translation (DBT) . In Proceedings of the Usenix Annual Technical Conference (USENIX ATC\u201916) . USENIX Association, Berkeley, CA, 591--603. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id=3026959.3027013. Wenwen Wang, Pen-Chung Yew, Antonia Zhai, and Stephen McCamant. 2016. A general persistent code caching framework for dynamic binary translation (DBT). In Proceedings of the Usenix Annual Technical Conference (USENIX ATC\u201916). USENIX Association, Berkeley, CA, 591--603. Retrieved from http:\/\/dl.acm.org\/citation.cfm?id=3026959.3027013."},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/2731186.2731188"},{"key":"e_1_2_1_52_1","unstructured":"Tom Warren. 2015. Microsoft built an Xbox 360 emulator to make games run on the Xbox One. Retrieved from https:\/\/www.theverge.com\/2015\/6\/15\/8785955\/microsoft-xbox-one-xbox-360-emulator-software.  Tom Warren. 2015. Microsoft built an Xbox 360 emulator to make games run on the Xbox One. Retrieved from https:\/\/www.theverge.com\/2015\/6\/15\/8785955\/microsoft-xbox-one-xbox-360-emulator-software."},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/233013.233025"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1254810.1254831"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2015.7054204"}],"container-title":["ACM Transactions on Computer Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386161","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386161","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:02:24Z","timestamp":1750197744000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386161"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11,30]]},"references-count":53,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2018,11,30]]}},"alternative-id":["10.1145\/3386161"],"URL":"https:\/\/doi.org\/10.1145\/3386161","relation":{},"ISSN":["0734-2071","1557-7333"],"issn-type":[{"value":"0734-2071","type":"print"},{"value":"1557-7333","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,11,30]]},"assertion":[{"value":"2019-11-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-02-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-05-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}