{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:24:13Z","timestamp":1750220653407,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,25]],"date-time":"2019-09-25T00:00:00Z","timestamp":1569369600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"This work is supported by the project ANTREPRENORDOC, in the framework of Human Resources Development Operational Programme 2014-2020, financed from the European Social Fund under the contract number 36355\/23.05.2019 HRD OP \/380\/6\/13 ? SMIS Code: 123847","award":["36355\/23.05.2019 HRD OP \/380\/6\/13 ? SMIS Code: 123847"],"award-info":[{"award-number":["36355\/23.05.2019 HRD OP \/380\/6\/13 ? SMIS Code: 123847"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,25]]},"DOI":"10.1145\/3386164.3386175","type":"proceedings-article","created":{"date-parts":[[2020,6,7]],"date-time":"2020-06-07T01:30:15Z","timestamp":1591493415000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Hardware Scheduler Implementation based on Replicated Resource Architecture for Reconfigurable Systems"],"prefix":"10.1145","author":[{"given":"Ionel","family":"Zagan","sequence":"first","affiliation":[{"name":"Stefan cel Mare University of Suceava, Integrated Center for Research, Development and Innovation in Advanced Materials, Nanotechnologies, and Distributed Systems for Fabrication and Control, (MANSiD), Romania"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasile Gheorghi\u0163\u0103","family":"G\u0103itan","sequence":"additional","affiliation":[{"name":"Stefan cel Mare University of Suceava, Integrated Center for Research, Development and Innovation in Advanced Materials, Nanotechnologies, and Distributed Systems for Fabrication and Control, (MANSiD), Romania"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,6,6]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Ayers G. eXtensible Utah Multicore (XUM) project at the University of Utah. 2011--2012 [Online] Available: http:\/\/opencores.org\/project mips32r1 (Accessed: Sept. 2017).  Ayers G. eXtensible Utah Multicore (XUM) project at the University of Utah. 2011--2012 [Online] Available: http:\/\/opencores.org\/project mips32r1 (Accessed: Sept. 2017)."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.4316\/AECE.2018.01017"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2346542"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Han Y. Virupakshappa K. Vitor Silva Pinto E. Oruklu E. Hardware\/Software Co-Design of a Traffic Sign Recognition System Using Zynq FPGAs. MDPI Electronics 2015 4 pp. 1062--1089. doi: 10.3390\/electronics4041062.  Han Y. Virupakshappa K. Vitor Silva Pinto E. Oruklu E. Hardware\/Software Co-Design of a Traffic Sign Recognition System Using Zynq FPGAs. MDPI Electronics 2015 4 pp. 1062--1089. doi: 10.3390\/electronics4041062.","DOI":"10.3390\/electronics4041062"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.3390\/electronics7090205"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119925"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2010.5521147"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.4316\/AECE.2013.02005"},{"key":"e_1_3_2_1_9_1","first-page":"66","volume-title":"Suceava","author":"Moisuc E. E.","year":"2014"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20070060"},{"key":"e_1_3_2_1_11_1","unstructured":"Tucci P. Hardware\/Software Design of Dynamic Real-Time Schedulers for Embedded Multiprocessor Systems Online: https:\/\/sourceforge.net\/p\/xrt\/ 2012.  Tucci P. Hardware\/Software Design of Dynamic Real-Time Schedulers for Embedded Multiprocessor Systems Online: https:\/\/sourceforge.net\/p\/xrt\/ 2012."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2012.0088"},{"key":"e_1_3_2_1_13_1","unstructured":"Xilinx. (2016) VC707 Evaluation Board for the Virtex-7 FPGA User Guide [Online] Available: https:\/\/www.xilinx.com\/support\/documentation\/boards_and_kits\/vc707\/ug885_VC707_Eval_Bd.pdf (Accessed: Aug. 2016).  Xilinx. (2016) VC707 Evaluation Board for the Virtex-7 FPGA User Guide [Online] Available: https:\/\/www.xilinx.com\/support\/documentation\/boards_and_kits\/vc707\/ug885_VC707_Eval_Bd.pdf (Accessed: Aug. 2016)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/AIEEE.2015.7367279"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Zagan I. G\u0103itan V.G. Hardware RTOS: Custom Scheduler Implementation Based on Multiple Pipeline Registers and MIPS32 Architecture. Electronics 2019 8 211. doi:10.3390\/electronics8020211.  Zagan I. G\u0103itan V.G. Hardware RTOS: Custom Scheduler Implementation Based on Multiple Pipeline Registers and MIPS32 Architecture. Electronics 2019 8 211. doi:10.3390\/electronics8020211.","DOI":"10.3390\/electronics8020211"}],"event":{"name":"ISCSIC 2019: 2019 3rd International Symposium on Computer Science and Intelligent Control","acronym":"ISCSIC 2019","location":"Amsterdam Netherlands"},"container-title":["Proceedings of the 2019 3rd International Symposium on Computer Science and Intelligent Control"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386164.3386175","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386164.3386175","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:02:25Z","timestamp":1750197745000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386164.3386175"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,25]]},"references-count":15,"alternative-id":["10.1145\/3386164.3386175","10.1145\/3386164"],"URL":"https:\/\/doi.org\/10.1145\/3386164.3386175","relation":{},"subject":[],"published":{"date-parts":[[2019,9,25]]},"assertion":[{"value":"2020-06-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}