{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:06:53Z","timestamp":1780445213738,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T00:00:00Z","timestamp":1599436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"the Pioneer Hundred Talents Program(C) of Chinese Academy of Sciences","award":["201893"],"award-info":[{"award-number":["201893"]}]},{"name":"the Strategic Priority Research Program of Chinese Academy of Sciences","award":["XDA18000000"],"award-info":[{"award-number":["XDA18000000"]}]},{"name":"the Innovation Program of Institute of Computing Technology, Chinese Academy of Sciences","award":["20186120"],"award-info":[{"award-number":["20186120"]}]},{"name":"the National Natural Science Foundation of China","award":["61732018, 61872335, 61672499"],"award-info":[{"award-number":["61732018, 61872335, 61672499"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,7]]},"DOI":"10.1145\/3386263.3406898","type":"proceedings-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:34:23Z","timestamp":1599255263000},"page":"145-150","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Design Automation Methodology from RTL to Gate-level Netlist and Schematic for RSFQ Logic Circuits"],"prefix":"10.1145","author":[{"given":"Rongliang","family":"Fu","sequence":"first","affiliation":[{"name":"Institute of Computing Technology, CAS & University of Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhi-Min","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guang-Ming","family":"Tang","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Junying","family":"Huang","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiao-Chun","family":"Ye","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dong-Rui","family":"Fan","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ning-Hui","family":"Sun","sequence":"additional","affiliation":[{"name":"Institute of Computing Technology, Chinese Academy of Sciences, Beijing, China"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,9,7]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/77.80745"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/77.783712"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2012.2228732"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2016.2622623"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243498"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2880343"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISEC.2017.8314236"},{"key":"e_1_3_2_2_8_1","unstructured":"Berkeley Logic Synthesis and Verification Group ABC: A System for Sequential Synthesis and Verification Release 10216.  Berkeley Logic Synthesis and Verification Group ABC: A System for Sequential Synthesis and Verification Release 10216."},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSMC.1981.4308636"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"e_1_3_2_2_11_1","unstructured":"Amar\u00f9 Luca Gaillardon Pierre-Emmanuel and De Micheli Giovanni 2015. The EPFL Combinational Benchmark Suite.  Amar\u00f9 Luca Gaillardon Pierre-Emmanuel and De Micheli Giovanni 2015. The EPFL Combinational Benchmark Suite."},{"key":"e_1_3_2_2_12_1","volume-title":"The Free Encyclopedia.","author":"Wikipedia","unstructured":"Wikipedia , 2019. Kogge--Stone adder -- Wikipedia , The Free Encyclopedia. Wikipedia, 2019. Kogge--Stone adder -- Wikipedia, The Free Encyclopedia."},{"key":"e_1_3_2_2_13_1","unstructured":"Eclipse 2019. Eclipse Layout Kernel. https:\/\/www.eclipse.org\/elk\/.  Eclipse 2019. Eclipse Layout Kernel. https:\/\/www.eclipse.org\/elk\/."},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1007903527533"},{"key":"e_1_3_2_2_15_1","volume-title":"Logic synthesis","author":"Srinivas Devadas","unstructured":"Srinivas Devadas , Abhijit Ghosh, and Kurt William Keutzer , 1994. Logic synthesis . McGraw-Hill, Inc. , USA. Srinivas Devadas, Abhijit Ghosh, and Kurt William Keutzer, 1994. Logic synthesis. McGraw-Hill, Inc., USA."},{"key":"e_1_3_2_2_16_1","volume-title":"Studies on Datapath Circuits for Superconductor Bit-Slice Microprocessors","author":"Guang","unstructured":"Guang -ming Tang, 2016. Studies on Datapath Circuits for Superconductor Bit-Slice Microprocessors . Kyoto University . Guang-ming Tang, 2016. Studies on Datapath Circuits for Superconductor Bit-Slice Microprocessors. Kyoto University."},{"key":"e_1_3_2_2_17_1","first-page":"2","article-title":"Drawing layered graphs with port constraints","volume":"25","author":"Christoph Daniel Schulze","year":"2014","unstructured":"Christoph Daniel Schulze , Miro Sp\u00f6nemann, and Reinhard Von Hanxleden , 2014 . Drawing layered graphs with port constraints . J. Vis. Lang. Comput. 25 , 2 (April, 2014), 89--106. DOI: 10.1016\/j.jvlc.2013.11.005. 10.1016\/j.jvlc.2013.11.005 Christoph Daniel Schulze, Miro Sp\u00f6nemann, and Reinhard Von Hanxleden, 2014. Drawing layered graphs with port constraints. J. Vis. Lang. Comput. 25, 2 (April, 2014), 89--106. DOI: 10.1016\/j.jvlc.2013.11.005.","journal-title":"J. Vis. Lang. Comput."},{"key":"e_1_3_2_2_18_1","unstructured":"Healy Patrick and Nikolov Nikola S. 2013. Hierarchical Drawing Algorithms. In Handbook of Graph Drawing and Visualization.  Healy Patrick and Nikolov Nikola S. 2013. Hierarchical Drawing Algorithms. In Handbook of Graph Drawing and Visualization."},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF00288685"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/32.221135"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.7155\/jgaa.00122"},{"key":"e_1_3_2_2_22_1","volume-title":"Layout of Directed Hypergraphs with Orthogonal Hyperedges","author":"Sander","unstructured":"Sander , Georg, 2004. Layout of Directed Hypergraphs with Orthogonal Hyperedges . In Graph Drawing, Giuseppe Liotta Ed. Springer Berlin Heidelberg , Berlin, Heidelberg , 381--386. Sander, Georg, 2004. Layout of Directed Hypergraphs with Orthogonal Hyperedges. In Graph Drawing, Giuseppe Liotta Ed. Springer Berlin Heidelberg, Berlin, Heidelberg, 381--386."},{"key":"e_1_3_2_2_23_1","first-page":"1","article-title":"Automatic Generation of Digital System Schematic Diagrams","volume":"3","author":"Anshul Kumar","year":"1986","unstructured":"Anshul Kumar , Anjali Arya, V. V. Swaminathan , and Amit Misra. 1986 . Automatic Generation of Digital System Schematic Diagrams . IEEE Des. Test 3 , 1 (January 1986), 58--65. DOI: 10.1109\/MDT.1986.294939. 10.1109\/MDT.1986.294939 Anshul Kumar, Anjali Arya, V. V. Swaminathan, and Amit Misra. 1986. Automatic Generation of Digital System Schematic Diagrams. IEEE Des. Test 3, 1 (January 1986), 58--65. DOI: 10.1109\/MDT.1986.294939.","journal-title":"IEEE Des. Test"},{"key":"e_1_3_2_2_24_1","volume-title":"Handbook of Graph Drawing and Visualization","author":"Roberto Tamassia","unstructured":"Roberto Tamassia , 2013. Handbook of Graph Drawing and Visualization . Chapman & Hall\/CRC. Roberto Tamassia, 2013. Handbook of Graph Drawing and Visualization. Chapman & Hall\/CRC."},{"key":"e_1_3_2_2_25_1","volume-title":"Revised Papers from the 9th International Symposium on Graph Drawing (GD '01)","author":"Ulrik Brandes","unstructured":"Ulrik Brandes and Boris K\u00f6pf. 2001. Fast and Simple Horizontal Coordinate Assignment . In Revised Papers from the 9th International Symposium on Graph Drawing (GD '01) . Springer-Verlag , Berlin, Heidelberg , 31--44. Ulrik Brandes and Boris K\u00f6pf. 2001. Fast and Simple Horizontal Coordinate Assignment. In Revised Papers from the 9th International Symposium on Graph Drawing (GD '01). Springer-Verlag, Berlin, Heidelberg, 31--44."},{"key":"e_1_3_2_2_26_1","unstructured":"Mentor 2019. ModelSim SE. https:\/\/www.mentor.com\/products\/fv\/modelsim.  Mentor 2019. ModelSim SE. https:\/\/www.mentor.com\/products\/fv\/modelsim."},{"key":"e_1_3_2_2_27_1","unstructured":"RSFQlib 2019. https:\/\/github.com\/sunmagnetics\/RSFQlib.  RSFQlib 2019. https:\/\/github.com\/sunmagnetics\/RSFQlib."}],"event":{"name":"GLSVLSI '20: Great Lakes Symposium on VLSI 2020","location":"Virtual Event China","acronym":"GLSVLSI '20"},"container-title":["Proceedings of the 2020 on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3406898","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386263.3406898","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:13:13Z","timestamp":1750201993000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3406898"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,7]]},"references-count":27,"alternative-id":["10.1145\/3386263.3406898","10.1145\/3386263"],"URL":"https:\/\/doi.org\/10.1145\/3386263.3406898","relation":{},"subject":[],"published":{"date-parts":[[2020,9,7]]},"assertion":[{"value":"2020-09-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}