{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T20:34:01Z","timestamp":1771706041598,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T00:00:00Z","timestamp":1599436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,7]]},"DOI":"10.1145\/3386263.3406900","type":"proceedings-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:34:20Z","timestamp":1599255260000},"page":"9-14","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":32,"title":["SNEAP: A Fast and Efficient Toolchain for Mapping Large-Scale Spiking Neural Network onto NoC-based Neuromorphic Platform"],"prefix":"10.1145","author":[{"given":"Shiming","family":"Li","sequence":"first","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Shasha","family":"Guo","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Limeng","family":"Zhang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Ziyang","family":"Kang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Shiying","family":"Wang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Wei","family":"Shi","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Lei","family":"Wang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]},{"given":"Weixia","family":"Xu","sequence":"additional","affiliation":[{"name":"National University of Defense Technology, Changsha, China"}]}],"member":"320","published-online":{"date-parts":[[2020,9,7]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(97)00011-7"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"crossref","unstructured":"Peter U Diehl and Matthew Cook. Unsupervised learning of digit recognition using spike-timing-dependent plasticity. Frontiers in computational neuroscience 9:99 2015.  Peter U Diehl and Matthew Cook. Unsupervised learning of digit recognition using spike-timing-dependent plasticity. Frontiers in computational neuroscience 9:99 2015.","DOI":"10.3389\/fncom.2015.00099"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICRC.2016.7738691"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2015.2474396"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"crossref","unstructured":"Saber Moradi Ning Qiao Fabio Stefanini and Giacomo Indiveri. A scalable multicore architecture with heterogeneous memory structures for dynamic neuromorphic asynchronous processors (dynaps). IEEE transactions on biomedical circuits and systems 12(1):106--122 2017.  Saber Moradi Ning Qiao Fabio Stefanini and Giacomo Indiveri. A scalable multicore architecture with heterogeneous memory structures for dynamic neuromorphic asynchronous processors (dynaps). IEEE transactions on biomedical circuits and systems 12(1):106--122 2017.","DOI":"10.1109\/TBCAS.2017.2759700"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.142"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2212908.2212934"},{"key":"e_1_3_2_2_9_1","first-page":"21","volume-title":"The 49th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Ji Yu"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"crossref","unstructured":"Matthew Kay Fei Lee Yingnan Cui Thannirmalai Somu Tao Luo Jun Zhou Wai Teng Tang Weng-Fai Wong and Rick Siow Mong Goh. A system-level simulator for rram-based neuromorphic computing chips. ACM Transactions on Architecture and Code Optimization (TACO) 15(4):64 2019.  Matthew Kay Fei Lee Yingnan Cui Thannirmalai Somu Tao Luo Jun Zhou Wai Teng Tang Weng-Fai Wong and Rick Siow Mong Goh. A system-level simulator for rram-based neuromorphic computing chips. ACM Transactions on Architecture and Code Optimization (TACO) 15(4):64 2019.","DOI":"10.1145\/3291054"},{"key":"e_1_3_2_2_11_1","article-title":"Mapping spiking neural networks to neuromorphic hardware","author":"Balaji Adarsha","year":"2019","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1038\/s41563-019-0291-x"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2018.8489326"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1997.1404"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"crossref","unstructured":"Hyung Gyu Lee Naehyuck Chang Umit Y Ogras and Radu Marculescu. On-chip communication architecture exploration: A quantitative evaluation of point-to-point bus and network-on-chip approaches. ACM Transactions on Design Automation of Electronic Systems (TODAES) 12(3):23 2007.  Hyung Gyu Lee Naehyuck Chang Umit Y Ogras and Radu Marculescu. On-chip communication architecture exploration: A quantitative evaluation of point-to-point bus and network-on-chip approaches. ACM Transactions on Design Automation of Electronic Systems (TODAES) 12(3):23 2007.","DOI":"10.1145\/1255456.1255460"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"crossref","unstructured":"Vincenzo Catania Andrea Mineo Salvatore Monteleone Maurizio Palesi and Davide Patti. Improving energy efficiency in wireless network-on-chip architectures. ACM Journal on Emerging Technologies in Computing Systems (JETC) 14(1):9 2018.  Vincenzo Catania Andrea Mineo Salvatore Monteleone Maurizio Palesi and Davide Patti. Improving energy efficiency in wireless network-on-chip architectures. ACM Journal on Emerging Technologies in Computing Systems (JETC) 14(1):9 2018.","DOI":"10.1145\/3138807"}],"event":{"name":"GLSVLSI '20: Great Lakes Symposium on VLSI 2020","location":"Virtual Event China","acronym":"GLSVLSI '20"},"container-title":["Proceedings of the 2020 on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3406900","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386263.3406900","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:13:13Z","timestamp":1750201993000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3406900"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,7]]},"references-count":16,"alternative-id":["10.1145\/3386263.3406900","10.1145\/3386263"],"URL":"https:\/\/doi.org\/10.1145\/3386263.3406900","relation":{},"subject":[],"published":{"date-parts":[[2020,9,7]]},"assertion":[{"value":"2020-09-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}