{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:27:01Z","timestamp":1750220821640,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T00:00:00Z","timestamp":1599436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100001659","name":"Deutsche Forschungsgemeinschaft","doi-asserted-by":"publisher","award":["380524764"],"award-info":[{"award-number":["380524764"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,7]]},"DOI":"10.1145\/3386263.3406907","type":"proceedings-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:34:20Z","timestamp":1599255260000},"page":"151-156","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["SIMDive: Approximate SIMD Soft Multiplier-Divider for FPGAs with Tunable Accuracy"],"prefix":"10.1145","author":[{"given":"Zahra","family":"Ebrahimi","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]},{"given":"Salim","family":"Ullah","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]}],"member":"320","published-online":{"date-parts":[[2020,9,7]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"crossref","unstructured":"Shubham Jain et al. \"Compensated-DNN: energy efficient low-precision deep neural networks by compensating quantization errors\". In:DAC. 2018.  Shubham Jain et al. \"Compensated-DNN: energy efficient low-precision deep neural networks by compensating quantization errors\". In:DAC. 2018.","DOI":"10.1109\/DAC.2018.8465893"},{"volume-title":"NIPS","year":"2012","author":"Alex","key":"e_1_3_2_2_2_1"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"crossref","unstructured":"Patrick Judd et al. \"Stripes: Bit-serial deep neural network computing\". In:Micro. 2016.  Patrick Judd et al. \"Stripes: Bit-serial deep neural network computing\". In:Micro. 2016.","DOI":"10.1109\/MICRO.2016.7783722"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"crossref","unstructured":"Salim Ullah et al. \"SMApproxlib: library of FPGA-based approximate multipliers\". In:DAC. 2018.  Salim Ullah et al. \"SMApproxlib: library of FPGA-based approximate multipliers\". In:DAC. 2018.","DOI":"10.1109\/DAC.2018.8465845"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"crossref","unstructured":"Salim Ullah et al. \"Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators\". In:DAC. 2018.  Salim Ullah et al. \"Area-optimized low-latency approximate multipliers for FPGA-based hardware accelerators\". In:DAC. 2018.","DOI":"10.1109\/DAC.2018.8465781"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"crossref","unstructured":"Hassaan Saadat et al. \"Minimally Biased Multipliers for Approximate Integer and Floating-Point Multiplication\". In:TCAD(2018).  Hassaan Saadat et al. \"Minimally Biased Multipliers for Approximate Integer and Floating-Point Multiplication\". In:TCAD(2018).","DOI":"10.1109\/TCAD.2018.2857262"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"crossref","unstructured":"Hassan Saadat et al. \"Approximate Integer and Floating-Point Dividers with Near-Zero Error Bias\". In: DAC. 2019.  Hassan Saadat et al. \"Approximate Integer and Floating-Point Dividers with Near-Zero Error Bias\". In: DAC. 2019.","DOI":"10.1145\/3316781.3317773"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"crossref","unstructured":"Honglan Jiang et al. \"Adaptive approximation in arithmetic circuits: A low-power unsigned divider design\". In:DATE. 2018.  Honglan Jiang et al. \"Adaptive approximation in arithmetic circuits: A low-power unsigned divider design\". In:DATE. 2018.","DOI":"10.23919\/DATE.2018.8342233"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"crossref","unstructured":"Soheil Hashemi et al. \"A low-power dynamic divider for approximate applications\". In:DAC. 2016.  Soheil Hashemi et al. \"A low-power dynamic divider for approximate applications\". In:DAC. 2016.","DOI":"10.1145\/2897937.2897965"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"crossref","unstructured":"Shaghayegh Vahdat et al. \"TruncApp: A truncation-based approximate divider for energy efficient DSP applications\". In:DATE. 2017.  Shaghayegh Vahdat et al. \"TruncApp: A truncation-based approximate divider for energy efficient DSP applications\". In:DATE. 2017.","DOI":"10.23919\/DATE.2017.7927254"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"crossref","unstructured":"Marzieh Vaeztourshizi et al. \"An Energy-Efficient Yet Highly-Accurate Approximate Non-Iterative Divider\". In:ISLPED. 2018.  Marzieh Vaeztourshizi et al. \"An Energy-Efficient Yet Highly-Accurate Approximate Non-Iterative Divider\". In:ISLPED. 2018.","DOI":"10.1145\/3218603.3218650"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"crossref","unstructured":"Setareh Behroozi et al. \"SAADI: A Scalable Accuracy Approximate Divider for Dynamic Energy-quality Scaling\". In: ASP-DAC. 2019.  Setareh Behroozi et al. \"SAADI: A Scalable Accuracy Approximate Divider for Dynamic Energy-quality Scaling\". In: ASP-DAC. 2019.","DOI":"10.1145\/3287624.3287668"},{"key":"e_1_3_2_2_13_1","unstructured":"Weiqiang Liu et al. \"Combining Restoring Array and Logarithmic Dividers in toan Approximate Hybrid Design\". In:ARITH. 2018.  Weiqiang Liu et al. \"Combining Restoring Array and Logarithmic Dividers in toan Approximate Hybrid Design\". In:ARITH. 2018."},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"crossref","unstructured":"Mohsen Imani et al. \"CADE: Configurable Approximate Divider for Energy Efficiency\". In:DATE. 2019.  Mohsen Imani et al. \"CADE: Configurable Approximate Divider for Energy Efficiency\". In:DATE. 2019.","DOI":"10.23919\/DATE.2019.8715112"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"crossref","unstructured":"Stefania Perri et al. \"Variable precision arithmetic circuits for FPGA-based multimedia processors\". In: TVLSI(2004).  Stefania Perri et al. \"Variable precision arithmetic circuits for FPGA-based multimedia processors\". In: TVLSI(2004).","DOI":"10.1109\/TVLSI.2004.833400"},{"key":"e_1_3_2_2_16_1","unstructured":"Marco Lanuzza et al. \"Low-cost fully reconfigurable data-path for FPGA-based multimedia processor\". In:FPL. 2005.  Marco Lanuzza et al. \"Low-cost fully reconfigurable data-path for FPGA-based multimedia processor\". In:FPL. 2005."},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"crossref","unstructured":"Sohan Purohit et al. \"Power-efficient high throughput reconfigurable datapath design for portable multimedia devices\". In:ReConFig. 2008.  Sohan Purohit et al. \"Power-efficient high throughput reconfigurable datapath design for portable multimedia devices\". In:ReConFig. 2008.","DOI":"10.1109\/ReConFig.2008.58"},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"crossref","unstructured":"Roberto R Osorio and Gabriel Rodriguez. \"Truncated SIMD Multiplier Architecture for Approximate Computing in Low-Power Programmable Processors\". In:IEEE Access(2019).  Roberto R Osorio and Gabriel Rodriguez. \"Truncated SIMD Multiplier Architecture for Approximate Computing in Low-Power Programmable Processors\". In:IEEE Access(2019).","DOI":"10.1109\/ACCESS.2019.2913743"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"crossref","unstructured":"Ian Kuon and Jonathan Rose. \"Measuring the gap between FPGAs and ASICs\". In: TCAD(2007).  Ian Kuon and Jonathan Rose. \"Measuring the gap between FPGAs and ASICs\". In: TCAD(2007).","DOI":"10.1145\/1117201.1117205"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"crossref","unstructured":"Andrew Boutros et al. \"Embracing diversity: Enhanced DSP blocks for low-precision deep learning on FPGAs\". In: FPL. 2018.  Andrew Boutros et al. \"Embracing diversity: Enhanced DSP blocks for low-precision deep learning on FPGAs\". In: FPL. 2018.","DOI":"10.1109\/FPL.2018.00014"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"crossref","unstructured":"Sugil Lee et al. \"Double MAC on a DSP: Boosting the performance of convolutional neural networks on FPGAs\". In: TCAD(2018).  Sugil Lee et al. \"Double MAC on a DSP: Boosting the performance of convolutional neural networks on FPGAs\". In: TCAD(2018).","DOI":"10.1109\/TCAD.2018.2824280"},{"key":"e_1_3_2_2_22_1","unstructured":"Xilinx. LogiCORE IP multiplier v12.0 2015. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/mult_gen\/v12_0\/pg108-mult-gen.pdf.  Xilinx. LogiCORE IP multiplier v12.0 2015. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/mult_gen\/v12_0\/pg108-mult-gen.pdf."},{"key":"e_1_3_2_2_23_1","unstructured":"Xilinx. LogiCORE IP Divider v5.1 2016. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/div_gen\/v5_1\/pg151-div-gen.pdf.  Xilinx. LogiCORE IP Divider v5.1 2016. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/div_gen\/v5_1\/pg151-div-gen.pdf."},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"crossref","unstructured":"Stefania Perri et al. \"SIMD Multipliers for Accelerating Embedded Processors in FPGAs\". In: JCSC(2006).  Stefania Perri et al. \"SIMD Multipliers for Accelerating Embedded Processors in FPGAs\". In: JCSC(2006).","DOI":"10.1142\/S0218126606003210"},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"crossref","unstructured":"Shafqat Khan et al. \"Reconfigurable SWP operator for multimedia processing\". In: ASAP. 2009.  Shafqat Khan et al. \"Reconfigurable SWP operator for multimedia processing\". In: ASAP. 2009.","DOI":"10.1109\/ASAP.2009.13"},{"key":"e_1_3_2_2_26_1","doi-asserted-by":"crossref","unstructured":"John N Mitchell. \"Computer multiplication and division using binary logarithms\". In: IRETEC(1962).  John N Mitchell. \"Computer multiplication and division using binary logarithms\". In: IRETEC(1962).","DOI":"10.1109\/TEC.1962.5219391"},{"key":"e_1_3_2_2_27_1","unstructured":"Joshua Yung Lih Low and Ching Chuen Jong. \"Unified Mitchell-based approximation for efficient logarithmic conversion circuit\". In:TC(2015).  Joshua Yung Lih Low and Ching Chuen Jong. \"Unified Mitchell-based approximation for efficient logarithmic conversion circuit\". In:TC(2015)."},{"key":"e_1_3_2_2_28_1","unstructured":"Peter J Ashenden. The designer's guide to VHDL. Morgan Kaufmann 2010.  Peter J Ashenden. The designer's guide to VHDL. Morgan Kaufmann 2010."},{"key":"e_1_3_2_2_29_1","unstructured":"Xilinx. 7 Series FPGA Programmable Guide for HDL Designs 2013. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx14_1\/7series_hdl.pdf.  Xilinx. 7 Series FPGA Programmable Guide for HDL Designs 2013. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx14_1\/7series_hdl.pdf."},{"key":"e_1_3_2_2_30_1","unstructured":"Intel. ALM Ternary adder implementation 2019. https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/documentation\/jbr1444752564689.html.  Intel. ALM Ternary adder implementation 2019. https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/documentation\/jbr1444752564689.html."},{"key":"e_1_3_2_2_31_1","doi-asserted-by":"crossref","unstructured":"Omid Akbari et al. \"RAP-CLA: A Reconfigurable Approximate Carry Look-Ahead Adder\". In: TCAS-II(2018).  Omid Akbari et al. \"RAP-CLA: A Reconfigurable Approximate Carry Look-Ahead Adder\". In: TCAS-II(2018).","DOI":"10.1109\/TCSII.2016.2633307"},{"key":"e_1_3_2_2_32_1","doi-asserted-by":"crossref","unstructured":"Semeen Rehman et al. \"Architectural-space exploration of approximate multipliers\". In: ICCAD. 2016.  Semeen Rehman et al. \"Architectural-space exploration of approximate multipliers\". In: ICCAD. 2016.","DOI":"10.1145\/2966986.2967005"},{"key":"e_1_3_2_2_33_1","unstructured":"SIPI Image Database 2019. http:\/\/sipi.usc.edu\/database\/database.php.  SIPI Image Database 2019. http:\/\/sipi.usc.edu\/database\/database.php."},{"key":"e_1_3_2_2_34_1","unstructured":"MNIST-CNN 2016. https:\/\/github.com\/integeruser\/MNIST-CNN.  MNIST-CNN 2016. https:\/\/github.com\/integeruser\/MNIST-CNN."},{"key":"e_1_3_2_2_35_1","doi-asserted-by":"crossref","unstructured":"Li Deng. \"The MNIST Database of Handwritten Digit Images for Machine Learning Research [Best of the Web]\". In: ISPREG(2012).  Li Deng. \"The MNIST Database of Handwritten Digit Images for Machine Learning Research [Best of the Web]\". In: ISPREG(2012).","DOI":"10.1109\/MSP.2012.2211477"},{"key":"e_1_3_2_2_36_1","unstructured":"Han Xiao et al. \"Fashion-MNIST: a Novel Image Dataset for Benchmarking Machine Learning Algorithms\". In:CoRR(2017).  Han Xiao et al. \"Fashion-MNIST: a Novel Image Dataset for Benchmarking Machine Learning Algorithms\". In:CoRR(2017)."}],"event":{"name":"GLSVLSI '20: Great Lakes Symposium on VLSI 2020","acronym":"GLSVLSI '20","location":"Virtual Event China"},"container-title":["Proceedings of the 2020 on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3406907","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386263.3406907","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:13:13Z","timestamp":1750201993000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3406907"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,7]]},"references-count":36,"alternative-id":["10.1145\/3386263.3406907","10.1145\/3386263"],"URL":"https:\/\/doi.org\/10.1145\/3386263.3406907","relation":{},"subject":[],"published":{"date-parts":[[2020,9,7]]},"assertion":[{"value":"2020-09-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}