{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:27:00Z","timestamp":1750220820344,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T00:00:00Z","timestamp":1599436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Key R\\&D Program of China","award":["No. 2018YFA0701500"],"award-info":[{"award-number":["No. 2018YFA0701500"]}]},{"name":"Natural Science Foundation of China","award":["No. 61772331"],"award-info":[{"award-number":["No. 61772331"]}]},{"name":"Shanghai Aerospace Joint Project"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,7]]},"DOI":"10.1145\/3386263.3406915","type":"proceedings-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:34:20Z","timestamp":1599255260000},"page":"345-350","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Enabling Resistive-RAM-based Activation Functions for Deep Neural Network Acceleration"],"prefix":"10.1145","author":[{"given":"Zihan","family":"Zhang","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Taozhong","family":"Li","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Ning","family":"Guan","sequence":"additional","affiliation":[{"name":"Shanghai Aerospace Electronic Technology Institute, Shanghai, China"}]},{"given":"Qin","family":"Wang","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Guanghui","family":"He","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Weiguang","family":"Sheng","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Zhigang","family":"Mao","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]},{"given":"Naifeng","family":"Jing","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University, Shanghai, China"}]}],"member":"320","published-online":{"date-parts":[[2020,9,7]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"crossref","unstructured":"Said Hamdioui Lei Xie Hoang Anh Du Nguyen Mottaqiallah Taouil Koen Bertels Henk Corporaal Hailong Jiao Francky Catthoor Dirk J. Wouters Eike Linn and Jan van Lunteren. Memristor based computation-in-memory architecture for data-intensive applications. October 2015.  Said Hamdioui Lei Xie Hoang Anh Du Nguyen Mottaqiallah Taouil Koen Bertels Henk Corporaal Hailong Jiao Francky Catthoor Dirk J. Wouters Eike Linn and Jan van Lunteren. Memristor based computation-in-memory architecture for data-intensive applications. October 2015.","DOI":"10.7873\/DATE.2015.1136"},{"key":"e_1_3_2_2_2_1","volume-title":"CMOS integration and novel applications.","author":"Xia Qiangfei","year":"2015","unstructured":"Qiangfei Xia . Nanoscale memristors: Devices engineering , CMOS integration and novel applications. October 2015 . Qiangfei Xia. Nanoscale memristors: Devices engineering, CMOS integration and novel applications. October 2015."},{"key":"e_1_3_2_2_3_1","volume-title":"In-memory data flow processor","author":"Fujiki Daichi","year":"2017","unstructured":"Daichi Fujiki , Scott A. Mahlke , and Reetuparna Das . In-memory data flow processor . October 2017 . Daichi Fujiki, Scott A. Mahlke, and Reetuparna Das. In-memory data flow processor. October 2017."},{"key":"e_1_3_2_2_4_1","volume-title":"Miao Hu, R. Stanley Williams, and Vivek Srikumar. ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars.","author":"Shafiee Ali","year":"2016","unstructured":"Ali Shafiee , Anirban Nag , Naveen Muralimanohar , Rajeev Balasubramonian , John Paul Strachan , Miao Hu, R. Stanley Williams, and Vivek Srikumar. ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars. October 2016 . Ali Shafiee, Anirban Nag, Naveen Muralimanohar, Rajeev Balasubramonian, John Paul Strachan, Miao Hu, R. Stanley Williams, and Vivek Srikumar. ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars. October 2016."},{"key":"e_1_3_2_2_5_1","volume-title":"PRIME: A novel processing-in-memory architecture for neural network computation in reram-based main memory","author":"Chi Ping","year":"2016","unstructured":"Ping Chi , Shuangchen Li , Cong Xu , Tao Zhang , Jishen Zhao , Yongpan Liu , Yu Wang , and Yuan Xie . PRIME: A novel processing-in-memory architecture for neural network computation in reram-based main memory . October 2016 . Ping Chi, Shuangchen Li, Cong Xu, Tao Zhang, Jishen Zhao, Yongpan Liu, Yu Wang, and Yuan Xie. PRIME: A novel processing-in-memory architecture for neural network computation in reram-based main memory. October 2016."},{"key":"e_1_3_2_2_6_1","volume-title":"Pipelayer: A pipelined reram-based accelerator for deep learning","author":"Song Linghao","year":"2017","unstructured":"Linghao Song , Xuehai Qian , Hai Li , and Yiran Chen . Pipelayer: A pipelined reram-based accelerator for deep learning . October 2017 . Linghao Song, Xuehai Qian, Hai Li, and Yiran Chen. Pipelayer: A pipelined reram-based accelerator for deep learning. October 2017."},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"crossref","unstructured":"Aayush Ankit Izzat El Hajj Sai Rahul Chalamalasetti Geoffrey Ndu Martin Foltin R. Stanley Williams Paolo Faraboschi Wen-mei W. Hwu John Paul Strachan Kaushik Roy and Dejan S. Milojicic. PUMA: A programmable ultra-efficient memristor-based accelerator for machine learning inference. September 2019.  Aayush Ankit Izzat El Hajj Sai Rahul Chalamalasetti Geoffrey Ndu Martin Foltin R. Stanley Williams Paolo Faraboschi Wen-mei W. Hwu John Paul Strachan Kaushik Roy and Dejan S. Milojicic. PUMA: A programmable ultra-efficient memristor-based accelerator for machine learning inference. September 2019.","DOI":"10.1145\/3297858.3304049"},{"key":"e_1_3_2_2_8_1","volume-title":"Noisy activation functions","author":"G\u00fclcehre C","year":"2016","unstructured":"c C aglar G\u00fclcehre , Marcin Moczulski , Misha Denil , and Yoshua Bengio . Noisy activation functions . May 2016 . cC aglar G\u00fclcehre, Marcin Moczulski, Misha Denil, and Yoshua Bengio. Noisy activation functions. May 2016."},{"key":"e_1_3_2_2_9_1","volume-title":"Fast and accurate deep network learning by exponential linear units (elus)","author":"Clevert Djork-Arn\u00e9","year":"2016","unstructured":"Djork-Arn\u00e9 Clevert , Thomas Unterthiner , and Sepp Hochreiter . Fast and accurate deep network learning by exponential linear units (elus) . May 2016 . Djork-Arn\u00e9 Clevert, Thomas Unterthiner, and Sepp Hochreiter. Fast and accurate deep network learning by exponential linear units (elus). May 2016."},{"key":"e_1_3_2_2_10_1","volume-title":"Is it time to swish? comparing deep learning activation functions across NLP tasks","author":"Eger Steffen","year":"2018","unstructured":"Steffen Eger , Paul Youssef , and Iryna Gurevych . Is it time to swish? comparing deep learning activation functions across NLP tasks . January 2018 . Steffen Eger, Paul Youssef, and Iryna Gurevych. Is it time to swish? comparing deep learning activation functions across NLP tasks. January 2018."},{"key":"e_1_3_2_2_11_1","volume-title":"BERT: pre-training of deep bidirectional transformers for language understanding","author":"Devlin Jacob","year":"2019","unstructured":"Jacob Devlin , Ming-Wei Chang , Kenton Lee , and Kristina Toutanova . BERT: pre-training of deep bidirectional transformers for language understanding . January 2019 . Jacob Devlin, Ming-Wei Chang, Kenton Lee, and Kristina Toutanova. BERT: pre-training of deep bidirectional transformers for language understanding. January 2019."},{"key":"e_1_3_2_2_12_1","volume-title":"Bidirectional LS\u2122 networks for improved phoneme classification and recognition","author":"Graves Alex","year":"2005","unstructured":"Alex Graves , Santiago Fern\u00e1ndez , and J\u00fcrgen Schmidhuber . Bidirectional LS\u2122 networks for improved phoneme classification and recognition . May 2005 . Alex Graves, Santiago Fern\u00e1ndez, and J\u00fcrgen Schmidhuber. Bidirectional LS\u2122 networks for improved phoneme classification and recognition. May 2005."},{"key":"e_1_3_2_2_13_1","volume-title":"Hardware implementation of neural network with sigmoidal activation functions using CORDIC","author":"Tiwari Vipin","year":"2015","unstructured":"Vipin Tiwari and Nilay Khare . Hardware implementation of neural network with sigmoidal activation functions using CORDIC . June 2015 . Vipin Tiwari and Nilay Khare. Hardware implementation of neural network with sigmoidal activation functions using CORDIC. June 2015."},{"key":"e_1_3_2_2_14_1","volume-title":"Periodic activation functions in memristor-based analog neural networks","author":"Merkel Cory E.","year":"2013","unstructured":"Cory E. Merkel , Dhireesha Kudithipudi , and Nick Sereni . Periodic activation functions in memristor-based analog neural networks . October 2013 . Cory E. Merkel, Dhireesha Kudithipudi, and Nick Sereni. Periodic activation functions in memristor-based analog neural networks. October 2013."},{"key":"e_1_3_2_2_15_1","volume-title":"Enzo Pasquale Scilingo, and Danilo De Rossi. Low-error digital hardware implementation of artificial neuron activation functions and their derivative","author":"Armato Antonio","year":"2011","unstructured":"Antonio Armato , Luca Fanucci , Enzo Pasquale Scilingo, and Danilo De Rossi. Low-error digital hardware implementation of artificial neuron activation functions and their derivative . June 2011 . Antonio Armato, Luca Fanucci, Enzo Pasquale Scilingo, and Danilo De Rossi. Low-error digital hardware implementation of artificial neuron activation functions and their derivative. June 2011."},{"key":"e_1_3_2_2_16_1","volume-title":"A high speed flat CORDIC based neuron with multi-level activation function for robust pattern recognition","author":"Gisutham Bimal","year":"2000","unstructured":"Bimal Gisutham , Thambipillai Srikanthan , and Vijayan K. Asari . A high speed flat CORDIC based neuron with multi-level activation function for robust pattern recognition . October 2000 . Bimal Gisutham, Thambipillai Srikanthan, and Vijayan K. Asari. A high speed flat CORDIC based neuron with multi-level activation function for robust pattern recognition. October 2000."},{"key":"e_1_3_2_2_17_1","volume-title":"Para-cordic: parallel CORDIC rotation algorithm","author":"Juang Tso-Bing","year":"2004","unstructured":"Tso-Bing Juang , Shen-Fu Hsiao , and Ming-Yu Tsai . Para-cordic: parallel CORDIC rotation algorithm . May 2004 . Tso-Bing Juang, Shen-Fu Hsiao, and Ming-Yu Tsai. Para-cordic: parallel CORDIC rotation algorithm. May 2004."},{"key":"e_1_3_2_2_18_1","volume-title":"The CORDIC trigonometric computing technique","author":"Volder Jack E.","year":"1959","unstructured":"Jack E. Volder . The CORDIC trigonometric computing technique . May 1959 . Jack E. Volder. The CORDIC trigonometric computing technique. May 1959."},{"key":"e_1_3_2_2_19_1","first-page":"3080","article-title":"A circuit-level macro model for benchmarking neuro-inspired architectures in online learning","volume":"3067","author":"Chen Pai-Yu","year":"2018","unstructured":"Pai-Yu Chen , Xiaochen Peng , and Shimeng Yu. Neurosim : A circuit-level macro model for benchmarking neuro-inspired architectures in online learning . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pages 3067 -- 3080 , 2018 . Pai-Yu Chen, Xiaochen Peng, and Shimeng Yu. Neurosim: A circuit-level macro model for benchmarking neuro-inspired architectures in online learning. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pages 3067 -- 3080, 2018.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pages"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724732"},{"key":"e_1_3_2_2_21_1","article-title":"A digital hardware pulse-mode neuron with piecewise linear activation function","author":"Hikawa H.","year":"2003","unstructured":"H. Hikawa . A digital hardware pulse-mode neuron with piecewise linear activation function . IEEE Transactions on Neural Networks , Sep. 2003 . H. Hikawa. A digital hardware pulse-mode neuron with piecewise linear activation function. IEEE Transactions on Neural Networks, Sep. 2003.","journal-title":"IEEE Transactions on Neural Networks"},{"key":"e_1_3_2_2_22_1","volume-title":"Exploring the limits of language modeling","author":"Rafal J\u00f3","year":"2016","unstructured":"Rafal J\u00f3 zefowicz, Oriol Vinyals , Mike Schuster , Noam Shazeer , and Yonghui Wu . Exploring the limits of language modeling . August 2016 . Rafal J\u00f3 zefowicz, Oriol Vinyals, Mike Schuster, Noam Shazeer, and Yonghui Wu. Exploring the limits of language modeling. August 2016."}],"event":{"name":"GLSVLSI '20: Great Lakes Symposium on VLSI 2020","acronym":"GLSVLSI '20","location":"Virtual Event China"},"container-title":["Proceedings of the 2020 on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3406915","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386263.3406915","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:13:13Z","timestamp":1750201993000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3406915"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,7]]},"references-count":22,"alternative-id":["10.1145\/3386263.3406915","10.1145\/3386263"],"URL":"https:\/\/doi.org\/10.1145\/3386263.3406915","relation":{},"subject":[],"published":{"date-parts":[[2020,9,7]]},"assertion":[{"value":"2020-09-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}