{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,13]],"date-time":"2026-05-13T05:21:35Z","timestamp":1778649695259,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T00:00:00Z","timestamp":1599436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Science Foundation","award":["CCF-1813370"],"award-info":[{"award-number":["CCF-1813370"]}]},{"name":"National Science Foundation","award":["CCF-2006788"],"award-info":[{"award-number":["CCF-2006788"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,7]]},"DOI":"10.1145\/3386263.3406919","type":"proceedings-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:34:20Z","timestamp":1599255260000},"page":"235-240","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["LORAX: Loss-Aware Approximations for Energy-Efficient Silicon Photonic Networks-on-Chip"],"prefix":"10.1145","author":[{"given":"Febin","family":"Sunny","sequence":"first","affiliation":[{"name":"Colorado State University, Fort Collins, CO, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Asif","family":"Mirza","sequence":"additional","affiliation":[{"name":"Colorado State University, Fort Collins, CO, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ishan","family":"Thakkar","sequence":"additional","affiliation":[{"name":"University of Kentucky, Lexington, KY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudeep","family":"Pasricha","sequence":"additional","affiliation":[{"name":"Colorado State University, Fort Collins, CO, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahdi","family":"Nikdast","sequence":"additional","affiliation":[{"name":"Colorado State University, Fort Collins, CO, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,9,7]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"Approximate computing: A Survey,\" in IEEE D&T","author":"Xu Q.","year":"2016","unstructured":"Q. Xu , \" Approximate computing: A Survey,\" in IEEE D&T , 2016 Q. Xu et al., \"Approximate computing: A Survey,\" in IEEE D&T, 2016"},{"key":"e_1_3_2_2_2_1","volume-title":"Research challenges for on-chip interconnection networks,\" in Proc","author":"Owens J. D.","year":"2007","unstructured":"J. D. Owens , \" Research challenges for on-chip interconnection networks,\" in Proc . IEEE Micro , 2007 J. D. Owens et al., \"Research challenges for on-chip interconnection networks,\" in Proc. IEEE Micro, 2007"},{"key":"e_1_3_2_2_3_1","volume-title":"Optics in computing: from photonic network-on-chip to chip-to-chip interconnects and disintegrated architectures,\" in JLT","author":"Alexoudi T.","year":"2019","unstructured":"T. Alexoudi , \" Optics in computing: from photonic network-on-chip to chip-to-chip interconnects and disintegrated architectures,\" in JLT 2019 . T. Alexoudi et al., \"Optics in computing: from photonic network-on-chip to chip-to-chip interconnects and disintegrated architectures,\" in JLT 2019."},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"crossref","unstructured":"A. Sampson etal \"EnerJ: Approximate Data Types for Safe and General Low-Power Computation \" in PLD 2011  A. Sampson et al. \"EnerJ: Approximate Data Types for Safe and General Low-Power Computation \" in PLD 2011","DOI":"10.1145\/1993498.1993518"},{"key":"e_1_3_2_2_5_1","volume-title":"An Approximate Memory Architecture for Reduction of a Reduction of Refresh Power Consumption in Deep Learning Applications,\" in ISCAS 2018","author":"Nyugen D. T.","unstructured":"D. T. Nyugen , \" An Approximate Memory Architecture for Reduction of a Reduction of Refresh Power Consumption in Deep Learning Applications,\" in ISCAS 2018 D. T. Nyugen et al., \"An Approximate Memory Architecture for Reduction of a Reduction of Refresh Power Consumption in Deep Learning Applications,\" in ISCAS 2018"},{"key":"e_1_3_2_2_6_1","volume-title":"Approximate computing in Chrominance Cache for Image\/Video Processing,\" in IEEE ICMBD","author":"Qiao F.","year":"2015","unstructured":"F. Qiao , \" Approximate computing in Chrominance Cache for Image\/Video Processing,\" in IEEE ICMBD , 2015 F. Qiao et al., \"Approximate computing in Chrominance Cache for Image\/Video Processing,\" in IEEE ICMBD, 2015"},{"key":"e_1_3_2_2_7_1","volume-title":"GLVLSI 2019","author":"Yellu P.","unstructured":"P. Yellu in GLVLSI 2019 P. Yellu et al., \"Security Threats in Approximate Computing Systems,\" in GLVLSI 2019"},{"key":"e_1_3_2_2_8_1","volume-title":"Approximate Computing: An Emerging Paradigm for energy-efficient design,\" in IEEE ETS","author":"Han J.","year":"2013","unstructured":"J. Han , \" Approximate Computing: An Emerging Paradigm for energy-efficient design,\" in IEEE ETS , 2013 J. Han et al, \"Approximate Computing: An Emerging Paradigm for energy-efficient design,\" in IEEE ETS, 2013"},{"key":"e_1_3_2_2_9_1","volume-title":"Quality Configurable Approximate DRAM,\" in TC","author":"Raha A.","year":"2017","unstructured":"A. Raha , \" Quality Configurable Approximate DRAM,\" in TC , 2017 A. Raha et al., \"Quality Configurable Approximate DRAM,\" in TC, 2017"},{"key":"e_1_3_2_2_10_1","volume-title":"Quality Programmable vector processors for approximate computing,\" in MICRO 2013","author":"Venketaramani S.","unstructured":"S. Venketaramani , \" Quality Programmable vector processors for approximate computing,\" in MICRO 2013 S. Venketaramani et al., \"Quality Programmable vector processors for approximate computing,\" in MICRO 2013"},{"key":"e_1_3_2_2_11_1","volume-title":"MICRO 2013","author":"Esmaeilzadeh H.","unstructured":"H. Esmaeilzadeh in MICRO 2013 H. Esmaeilzadeh et al., \"Neural Acceleration for General Purpose Approximate Programs,\" in MICRO 2013"},{"key":"e_1_3_2_2_12_1","volume-title":"ACCEPT: A Programmer-Guided Compiler Framework for Practical Approximate Computing,\" white paper","author":"Sampson A.","year":"2014","unstructured":"A. Sampson , \" ACCEPT: A Programmer-Guided Compiler Framework for Practical Approximate Computing,\" white paper , University of Washington , 2014 A. Sampson et al., \"ACCEPT: A Programmer-Guided Compiler Framework for Practical Approximate Computing,\" white paper, University of Washington, 2014"},{"key":"e_1_3_2_2_13_1","volume-title":"DAPPER: Data Aware Approximate NoC for GPGPU Architectures,\" in NOCS 2018","author":"Raparti Y.","unstructured":"Y. Raparti , \" DAPPER: Data Aware Approximate NoC for GPGPU Architectures,\" in NOCS 2018 Y. Raparti et al, \"DAPPER: Data Aware Approximate NoC for GPGPU Architectures,\" in NOCS 2018"},{"key":"e_1_3_2_2_14_1","volume-title":"APPROX-NoC: A Data Approximation Framework for Network-On-Chip Architectures,\" in ISCA 2017","author":"Boyapati R.","unstructured":"R. Boyapati , \" APPROX-NoC: A Data Approximation Framework for Network-On-Chip Architectures,\" in ISCA 2017 R. Boyapati et al., \"APPROX-NoC: A Data Approximation Framework for Network-On-Chip Architectures,\" in ISCA 2017"},{"key":"e_1_3_2_2_15_1","volume-title":"AxNoC: Low-power Approximate Network-on-Chips using Critical-Path Isolation,\" in NOCS 2018","author":"Ahmed A. B.","unstructured":"A. B. Ahmed , \" AxNoC: Low-power Approximate Network-on-Chips using Critical-Path Isolation,\" in NOCS 2018 A. B. Ahmed et al., \"AxNoC: Low-power Approximate Network-on-Chips using Critical-Path Isolation,\" in NOCS 2018"},{"key":"e_1_3_2_2_16_1","volume-title":"NOCS 2019","author":"Lee J.","unstructured":"J. Lee in NOCS 2019 J. Lee et al., \"Approximate Nanophotonic Interconnects,\" in NOCS 2019"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"crossref","unstructured":"H. Li etal \"Thermal Aware Design Method for VCSEL-based On-Chip Optical Interconnect \" in DATE 2015  H. Li et al. \"Thermal Aware Design Method for VCSEL-based On-Chip Optical Interconnect \" in DATE 2015","DOI":"10.7873\/DATE.2015.0479"},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"crossref","unstructured":"X. Wu etal \"SUOR: Sectioned Unidirectional Optical Ring for Chip Multiprocessor \" in JETC June 2014  X. Wu et al. \"SUOR: Sectioned Unidirectional Optical Ring for Chip Multiprocessor \" in JETC June 2014","DOI":"10.1145\/2600072"},{"key":"e_1_3_2_2_19_1","volume-title":"Improving the reliability and energy-efficiency of high bandwidth photonic noc architectures with multilevel signaling,\" in NOCS'17","author":"Thakkar I.","unstructured":"I. Thakkar , \" Improving the reliability and energy-efficiency of high bandwidth photonic noc architectures with multilevel signaling,\" in NOCS'17 I. Thakkar et al., \"Improving the reliability and energy-efficiency of high bandwidth photonic noc architectures with multilevel signaling,\" in NOCS'17"},{"key":"e_1_3_2_2_20_1","volume-title":"Optical Multilevel Signaling for High Bandwidth and Power-Efficient On-Chip Interconnects,\" in PTL, 27(19)","author":"Kao T. J.","year":"2015","unstructured":"T. J. Kao , \" Optical Multilevel Signaling for High Bandwidth and Power-Efficient On-Chip Interconnects,\" in PTL, 27(19) , 2015 T. J. Kao et al., \"Optical Multilevel Signaling for High Bandwidth and Power-Efficient On-Chip Interconnects,\" in PTL, 27(19), 2015"},{"key":"e_1_3_2_2_21_1","volume-title":"Roshan-Zamir et al., \"A 40 Gb\/s PAM4 silicon microring resonator modulator transmitter in 65nm CMOS,\" in OIC","author":"A.","year":"2016","unstructured":"A. Roshan-Zamir et al., \"A 40 Gb\/s PAM4 silicon microring resonator modulator transmitter in 65nm CMOS,\" in OIC , 2016 A. Roshan-Zamir et al., \"A 40 Gb\/s PAM4 silicon microring resonator modulator transmitter in 65nm CMOS,\" in OIC, 2016"},{"key":"e_1_3_2_2_22_1","volume-title":"The Gem5 Simulator,\" in Comp. Arch. News","author":"Binkert N.","year":"2011","unstructured":"N. Binkert , \" The Gem5 Simulator,\" in Comp. Arch. News , 2011 N. Binkert et al., \"The Gem5 Simulator,\" in Comp. Arch. News, 2011"},{"key":"e_1_3_2_2_23_1","volume-title":"The PARSEC Benchmark Suite: Characterization and Architectural Implications,\" in PACT","author":"Bienia C.","year":"2008","unstructured":"C. Bienia , \" The PARSEC Benchmark Suite: Characterization and Architectural Implications,\" in PACT , 2008 C. Bienia et al., \"The PARSEC Benchmark Suite: Characterization and Architectural Implications,\" in PACT, 2008"},{"key":"e_1_3_2_2_24_1","volume-title":"Silicon-photonic clos networks for global on-chip communication,\" in NOCS","author":"Joshi A.","year":"2009","unstructured":"A. Joshi , \" Silicon-photonic clos networks for global on-chip communication,\" in NOCS , 2009 . A. Joshi et al., \"Silicon-photonic clos networks for global on-chip communication,\" in NOCS, 2009."},{"key":"e_1_3_2_2_25_1","volume-title":"DSENT A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling,\" NOCS","author":"Sun C.","year":"2012","unstructured":"C. Sun , \" DSENT A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling,\" NOCS 2012 . C. Sun et al., \"DSENT A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling,\" NOCS 2012."},{"key":"e_1_3_2_2_26_1","volume-title":"CACTI-3DD: Architecture-level modeling for 3D diestacked DRAM main memory,\" in DATE","author":"Chen K.","year":"2012","unstructured":"K. Chen , \" CACTI-3DD: Architecture-level modeling for 3D diestacked DRAM main memory,\" in DATE , 2012 K. Chen et al., \"CACTI-3DD: Architecture-level modeling for 3D diestacked DRAM main memory,\" in DATE, 2012"},{"key":"e_1_3_2_2_27_1","volume-title":"Photonic Network-on-chip Architectures Using Multilayer Deposited Silicon Materials for High-performance Chip Multiprocessors,\" in JETC","author":"Biberman A.","year":"2011","unstructured":"A. Biberman , \" Photonic Network-on-chip Architectures Using Multilayer Deposited Silicon Materials for High-performance Chip Multiprocessors,\" in JETC , 2011 . A. Biberman et al., \"Photonic Network-on-chip Architectures Using Multilayer Deposited Silicon Materials for High-performance Chip Multiprocessors,\" in JETC, 2011."},{"key":"e_1_3_2_2_28_1","volume-title":"OPAL: A multi-layer hybrid photonic NoC for 3D ICs,\" in IEEE ASPDAC","author":"Bahirat S.","year":"2011","unstructured":"S. Bahirat and S. Pasricha , \" OPAL: A multi-layer hybrid photonic NoC for 3D ICs,\" in IEEE ASPDAC , 2011 S. Bahirat and S. Pasricha, \"OPAL: A multi-layer hybrid photonic NoC for 3D ICs,\" in IEEE ASPDAC, 2011"},{"key":"e_1_3_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.1038\/nature16454"},{"key":"e_1_3_2_2_30_1","volume-title":"High sensitivity 10Gb\/s Si photonic receiver based on a low-voltage waveguide-coupled Ge avalanche photodetector,\" in OE","author":"Chen H.T.","year":"2015","unstructured":"H.T. Chen , \" High sensitivity 10Gb\/s Si photonic receiver based on a low-voltage waveguide-coupled Ge avalanche photodetector,\" in OE 2015 . H.T. Chen et al., \"High sensitivity 10Gb\/s Si photonic receiver based on a low-voltage waveguide-coupled Ge avalanche photodetector,\" in OE 2015."},{"key":"e_1_3_2_2_31_1","doi-asserted-by":"crossref","unstructured":"M. Behadori etal \"Universal Design of Waveguide Bends in Silicon-on-Insulator Photonics Platform \" in JLT July 2019  M. Behadori et al. \"Universal Design of Waveguide Bends in Silicon-on-Insulator Photonics Platform \" in JLT July 2019","DOI":"10.1109\/JLT.2019.2909983"},{"key":"e_1_3_2_2_32_1","volume-title":"IEEE OIC 2015","author":"Jayatileka H.","unstructured":"H. Jayatileka WDM Demultiplexers on SOI,\" in IEEE OIC 2015 H. Jayatileka et al., \"Crosstalk Limitations of Microring-Resonator Based WDM Demultiplexers on SOI,\" in IEEE OIC 2015"},{"key":"e_1_3_2_2_33_1","unstructured":"http:\/\/www.aimphotonics.com\/pdk  http:\/\/www.aimphotonics.com\/pdk"}],"event":{"name":"GLSVLSI '20: Great Lakes Symposium on VLSI 2020","location":"Virtual Event China","acronym":"GLSVLSI '20"},"container-title":["Proceedings of the 2020 on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3406919","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386263.3406919","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:13:13Z","timestamp":1750201993000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3406919"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,7]]},"references-count":33,"alternative-id":["10.1145\/3386263.3406919","10.1145\/3386263"],"URL":"https:\/\/doi.org\/10.1145\/3386263.3406919","relation":{},"subject":[],"published":{"date-parts":[[2020,9,7]]},"assertion":[{"value":"2020-09-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}