{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T09:11:51Z","timestamp":1770282711807,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T00:00:00Z","timestamp":1599436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,7]]},"DOI":"10.1145\/3386263.3406927","type":"proceedings-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:34:23Z","timestamp":1599255263000},"page":"113-118","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["A Tile-based Interconnect Model for FPGA Architecture Exploration"],"prefix":"10.1145","author":[{"given":"Chengyu","family":"Hu","sequence":"first","affiliation":[{"name":"Fudan University, Shanghai, China"}]},{"given":"Qinghua","family":"Duan","sequence":"additional","affiliation":[{"name":"Chengdu Sino Microelectronic Technology Co., Ltd, Chengdu, China"}]},{"given":"Peng","family":"Lu","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}]},{"given":"Wei","family":"Liu","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}]},{"given":"Jian","family":"Wang","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}]},{"given":"Jinmei","family":"Lai","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}]}],"member":"320","published-online":{"date-parts":[[2020,9,7]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"IEEE","author":"Petelin Oleg","year":"2016"},{"key":"e_1_3_2_2_2_1","first-page":"147","volume-title":"Architectural Enhancements in Stratix V. In FPGA","author":"David","year":"2013"},{"key":"e_1_3_2_2_3_1","volume-title":"Kluwer Academic Publishers","author":"Vaughn Betz Jonathan Rose","year":"1999"},{"key":"e_1_3_2_2_4_1","unstructured":"International Technology Roadmap for Semiconductors \"2011 Report Interconnect Chapter.\"  International Technology Roadmap for Semiconductors \"2011 Report Interconnect Chapter.\""},{"key":"e_1_3_2_2_5_1","unstructured":"Xilinx: \"UltraScale Architecture and Product Data Sheet: Overview (V3.10)\" (2019).  Xilinx: \"UltraScale Architecture and Product Data Sheet: Overview (V3.10)\" (2019)."},{"key":"e_1_3_2_2_6_1","first-page":"2","article-title":"2014. \"VTR 7.0","volume":"7","author":"Jason Luu","year":"2014","journal-title":"Next Generation Architecture and CAD System for FPGAs. ACM Trans. Reconfigurable Technol. Syst."},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"e_1_3_2_2_8_1","unstructured":"CAD Tools and Architectures for Improved FPGA Interconnect[D]. Oleg Petelin. University of Toronto 2016(Master thesis).  CAD Tools and Architectures for Improved FPGA Interconnect[D]. Oleg Petelin. University of Toronto 2016(Master thesis)."},{"key":"e_1_3_2_2_9_1","unstructured":"Dasasathyan Srinivasan et al. \"Methods of estimating net delays in tile-based PLD architectures.\" U.S. Patent No. 7 735 039. 8 Jun. 2010.  Dasasathyan Srinivasan et al. \"Methods of estimating net delays in tile-based PLD architectures.\" U.S. Patent No. 7 735 039. 8 Jun. 2010."},{"key":"e_1_3_2_2_10_1","unstructured":"Xilinx: \"Isolation Design Flow for Xilinx 7 Series FPGAs or Zynq-7000 AP SoCs (v1.3)\" (2016).  Xilinx: \"Isolation Design Flow for Xilinx 7 Series FPGAs or Zynq-7000 AP SoCs (v1.3)\" (2016)."},{"key":"e_1_3_2_2_11_1","volume-title":"Proceedings of the 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM","author":"Chandrakar Shant","year":"2015"},{"key":"e_1_3_2_2_12_1","unstructured":"Hutton Michael D. Bruce B. Pedersen and II James G. Schleicher. \"Dedicated resource interconnects.\" U.S. Patent No. 7 368 942. 6 May 2008.  Hutton Michael D. Bruce B. Pedersen and II James G. Schleicher. \"Dedicated resource interconnects.\" U.S. Patent No. 7 368 942. 6 May 2008."},{"key":"e_1_3_2_2_13_1","first-page":"1","volume-title":"London","author":"Hung","year":"2015"},{"key":"e_1_3_2_2_14_1","unstructured":"Young Steven P. \"Integrated circuit with programmable routing structure including straight and diagonal interconnect lines.\" U.S. Patent No. 7 279 929. 9 Oct. 2007.  Young Steven P. \"Integrated circuit with programmable routing structure including straight and diagonal interconnect lines.\" U.S. Patent No. 7 279 929. 9 Oct. 2007."},{"key":"e_1_3_2_2_15_1","volume-title":"IEEE","author":"Wang Zhen","year":"2011"},{"key":"e_1_3_2_2_16_1","unstructured":"Bauer Trevor J. and Steven P. Young. \"Integrated circuit having a programmable input structure with bounce capability.\" U.S. Patent No. 7 202 698. 10 Apr. 2007.  Bauer Trevor J. and Steven P. Young. \"Integrated circuit having a programmable input structure with bounce capability.\" U.S. Patent No. 7 202 698. 10 Apr. 2007."},{"key":"e_1_3_2_2_17_1","unstructured":"Intel: \"Intel Cyclone10 GX Core Fabric and General Purpose I\/Os Handbook\" (2019).  Intel: \"Intel Cyclone10 GX Core Fabric and General Purpose I\/Os Handbook\" (2019)."},{"key":"e_1_3_2_2_18_1","unstructured":"Lewis David and David Cashman. \"Programmable logic device having logic array block interconnect lines that can interconnect logic elements in different logic blocks.\" U.S. Patent No. 7 456 653. 25 Nov. 2008.  Lewis David and David Cashman. \"Programmable logic device having logic array block interconnect lines that can interconnect logic elements in different logic blocks.\" U.S. Patent No. 7 456 653. 25 Nov. 2008."},{"key":"e_1_3_2_2_19_1","volume-title":"IEEE","author":"Chin Scott YL","year":"2007"},{"key":"e_1_3_2_2_20_1","unstructured":"VTR\n\n  \n  : https:\/\/github.com\/verilog-to-routing\/vtr-verilog-to-routing  VTR: https:\/\/github.com\/verilog-to-routing\/vtr-verilog-to-routing"}],"event":{"name":"GLSVLSI '20: Great Lakes Symposium on VLSI 2020","location":"Virtual Event China","acronym":"GLSVLSI '20"},"container-title":["Proceedings of the 2020 on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3406927","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386263.3406927","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:13:13Z","timestamp":1750201993000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3406927"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,7]]},"references-count":20,"alternative-id":["10.1145\/3386263.3406927","10.1145\/3386263"],"URL":"https:\/\/doi.org\/10.1145\/3386263.3406927","relation":{},"subject":[],"published":{"date-parts":[[2020,9,7]]},"assertion":[{"value":"2020-09-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}