{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T17:41:54Z","timestamp":1772300514201,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T00:00:00Z","timestamp":1599436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Horizon 2020 Framework Programme","award":["754337"],"award-info":[{"award-number":["754337"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,7]]},"DOI":"10.1145\/3386263.3406931","type":"proceedings-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:34:23Z","timestamp":1599255263000},"page":"519-524","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Cost Modeling and Analysis of TSV and Contactless 3D-ICs"],"prefix":"10.1145","author":[{"given":"Minmin","family":"Jiang","sequence":"first","affiliation":[{"name":"University of Manchester, Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ioannis A.","family":"Papistas","sequence":"additional","affiliation":[{"name":"University of Manchester, Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasilis F.","family":"Pavlidis","sequence":"additional","affiliation":[{"name":"University of Manchester, Mancheser, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,9,7]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"Three-Dimensional integrated circuit design","author":"Pavlidis V. F.","year":"2017","unstructured":"V. F. Pavlidis , I. Savidis , and E. G. Friedman , Three-Dimensional integrated circuit design , 2 nd Edition, Morgan Kaufmann Publishers , 2017 . V. F. Pavlidis, I. Savidis, and E. G. Friedman, Three-Dimensional integrated circuit design, 2nd Edition, Morgan Kaufmann Publishers, 2017.","edition":"2"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2463282"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903512"},{"key":"e_1_3_2_2_5_1","first-page":"793","volume-title":"Automation & Test in Europe Conference & Exhibition","author":"Jiang L.","year":"2012","unstructured":"L. Jiang , Q. Xu , and B. Eklow , \" On effective TSV repair for 3D-stacked ICs,\" Proceedings of the Design , Automation & Test in Europe Conference & Exhibition , pp. 793 -- 798 , March 2012 . L. Jiang, Q. Xu, and B. Eklow, \"On effective TSV repair for 3D-stacked ICs,\" Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, pp. 793--798, March 2012."},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2909562"},{"key":"e_1_3_2_2_7_1","first-page":"1","volume-title":"Proceedings of the Electronics System-integration Technology Conference","author":"Velenis D.","year":"2014","unstructured":"D. Velenis D system integration,\" Proceedings of the Electronics System-integration Technology Conference , pp. 1 -- 5 , September 2014 . D. Velenis et al., \"Cost components for 3D system integration,\" Proceedings of the Electronics System-integration Technology Conference, pp. 1--5, September 2014."},{"key":"e_1_3_2_2_8_1","first-page":"108","article-title":"Cost modeling and analysis for interposer-based three-dimensional IC","author":"Chou Y. W.","year":"2012","unstructured":"Y. W. Chou , \" Cost modeling and analysis for interposer-based three-dimensional IC ,\" Proceedings of the IEEE VLSI Test Symposium , pp. 108 -- 113 , April 2012 . Y. W. Chou et al., \"Cost modeling and analysis for interposer-based three-dimensional IC,\" Proceedings of the IEEE VLSI Test Symposium, pp. 108--113, April 2012.","journal-title":"Proceedings of the IEEE VLSI Test Symposium"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2018.2885577"},{"key":"e_1_3_2_2_10_1","first-page":"2095","article-title":"Characterization of extreme Si thinning process for wafer-to-wafer stacking","author":"Inoue F.","year":"2016","unstructured":"F. Inoue , \" Characterization of extreme Si thinning process for wafer-to-wafer stacking ,\" Proceedings of the IEEE Electronic Components and Technology Conference , pp. 2095 -- 2102 , May 2016 . F. Inoue et al., \"Characterization of extreme Si thinning process for wafer-to-wafer stacking,\" Proceedings of the IEEE Electronic Components and Technology Conference, pp.2095--2102, May 2016.","journal-title":"Proceedings of the IEEE Electronic Components and Technology Conference"},{"key":"e_1_3_2_2_11_1","first-page":"1035","article-title":"A highly reliable 1.4 \u03bcm pitch via-last TSV module for wafer-to-wafer hybrid bonded 3D-SOC systems","author":"Van Huylenbroeck S.","year":"2019","unstructured":"S. Van Huylenbroeck ., \" A highly reliable 1.4 \u03bcm pitch via-last TSV module for wafer-to-wafer hybrid bonded 3D-SOC systems ,\" Proceedings of the IEEE Electronic Components and Technology Conference , pp. 1035 -- 1040 , May 2019 . S. Van Huylenbroeck et al., \"A highly reliable 1.4 \u03bcm pitch via-last TSV module for wafer-to-wafer hybrid bonded 3D-SOC systems,\" Proceedings of the IEEE Electronic Components and Technology Conference, pp.1035--1040, May 2019.","journal-title":"Proceedings of the IEEE Electronic Components and Technology Conference"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-0784-4","volume-title":"Three-dimensional integrated circuit design","author":"Xie Y.","year":"2010","unstructured":"Y. Xie , J. Cong , and S. Sapatnekar , Three-dimensional integrated circuit design , New York : Springer , 2010 . Y. Xie, J. Cong, and S. Sapatnekar, Three-dimensional integrated circuit design, New York: Springer, 2010."},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1145\/1572471.1572486","article-title":"Through-silicon-via aware interconnect prediction and optimization for 3D stacked ICs","author":"Kim D. H.","year":"2009","unstructured":"D. H. Kim , \" Through-silicon-via aware interconnect prediction and optimization for 3D stacked ICs ,\" Proceedings of the International Workshop on System Level Interconnect Prediction , pp. 85 -- 92 , July 2009 . D. H. Kim et al., \"Through-silicon-via aware interconnect prediction and optimization for 3D stacked ICs,\" Proceedings of the International Workshop on System Level Interconnect Prediction, pp.85--92, July 2009.","journal-title":"Proceedings of the International Workshop on System Level Interconnect Prediction"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062811"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.920697"},{"key":"e_1_3_2_2_16_1","volume-title":"Circuits, interconnections, and packaging for VLSI","author":"Bakoglu H. B.","year":"1990","unstructured":"H. B. Bakoglu , Circuits, interconnections, and packaging for VLSI . Reading, MA : Addison-Wesley , 1990 . H. B. Bakoglu, Circuits, interconnections, and packaging for VLSI. Reading, MA: Addison-Wesley, 1990."},{"key":"e_1_3_2_2_17_1","first-page":"1","article-title":"Impact of radial defect clustering on 3D stacked IC yield from wafer to wafer stacking","author":"Singh E.","year":"2012","unstructured":"E. Singh , \" Impact of radial defect clustering on 3D stacked IC yield from wafer to wafer stacking ,\" Proceedings of the IEEE International Test Conference , pp. 1 -- 7 , November 2012 . E. Singh, \"Impact of radial defect clustering on 3D stacked IC yield from wafer to wafer stacking,\" Proceedings of the IEEE International Test Conference, pp.1--7, November 2012.","journal-title":"Proceedings of the IEEE International Test Conference"},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050475"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.277291"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.04.001"},{"key":"e_1_3_2_2_21_1","first-page":"1","article-title":"Bandwidth-to-area comparison of through silicon vias and inductive links for 3-D ICs","author":"Papistas I. A.","year":"2015","unstructured":"I. A. Papistas and V. F. Pavlidis , \" Bandwidth-to-area comparison of through silicon vias and inductive links for 3-D ICs ,\" Proceedings of the European Conference on Circuit Theory and Design , pp. 1 -- 4 , August 2015 . I. A. Papistas and V. F. Pavlidis, \"Bandwidth-to-area comparison of through silicon vias and inductive links for 3-D ICs,\" Proceedings of the European Conference on Circuit Theory and Design, pp.1--4, August 2015.","journal-title":"Proceedings of the European Conference on Circuit Theory and Design"},{"key":"e_1_3_2_2_22_1","unstructured":"AMD high bandwidth memory website http: \/\/www.amd.com\/en-us\/innovations\/software-technologies\/hbm.  AMD high bandwidth memory website http: \/\/www.amd.com\/en-us\/innovations\/software-technologies\/hbm."},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"e_1_3_2_2_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2864291"},{"key":"e_1_3_2_2_25_1","first-page":"1031","article-title":"TSV manufacturing yield and hidden costs for 3D IC integration","author":"Lau J. H.","year":"2010","unstructured":"J. H. Lau , \" TSV manufacturing yield and hidden costs for 3D IC integration ,\" Proceedings of the Electronic Components and Technology Conference , pp. 1031 -- 1042 , June 2010 . J. H. Lau, \"TSV manufacturing yield and hidden costs for 3D IC integration,\" Proceedings of the Electronic Components and Technology Conference, pp.1031--1042, June 2010.","journal-title":"Proceedings of the Electronic Components and Technology Conference"},{"key":"e_1_3_2_2_26_1","volume-title":"Analysis and design of analog integrated circuits","author":"Gray P. R.","year":"2001","unstructured":"P. R. Gray , Analysis and design of analog integrated circuits , 4 th Edition, Wiley , 2001 . P. R. Gray et al., Analysis and design of analog integrated circuits, 4th Edition, Wiley, 2001.","edition":"4"},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2012.2202798"}],"event":{"name":"GLSVLSI '20: Great Lakes Symposium on VLSI 2020","location":"Virtual Event China","acronym":"GLSVLSI '20"},"container-title":["Proceedings of the 2020 on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3406931","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386263.3406931","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:13:13Z","timestamp":1750201993000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3406931"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,7]]},"references-count":27,"alternative-id":["10.1145\/3386263.3406931","10.1145\/3386263"],"URL":"https:\/\/doi.org\/10.1145\/3386263.3406931","relation":{},"subject":[],"published":{"date-parts":[[2020,9,7]]},"assertion":[{"value":"2020-09-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}