{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:37:49Z","timestamp":1773247069882,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T00:00:00Z","timestamp":1599436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,7]]},"DOI":"10.1145\/3386263.3406949","type":"proceedings-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:34:20Z","timestamp":1599255260000},"page":"399-404","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Zero-skew Clock Network Synthesis for Monolithic 3D ICs with Minimum Wirelength"],"prefix":"10.1145","author":[{"given":"Wei","family":"Wang","sequence":"first","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasilis F.","family":"Pavlidis","sequence":"additional","affiliation":[{"name":"University of Manchester, Manchester, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanqing","family":"Cheng","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,9,7]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2223593"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"crossref","unstructured":"Leena Chandrakar S Ravi and Harish M Kittur. 2017. Power and Obstacle Aware 3D Clock Tree Synthesis. (2017).  Leena Chandrakar S Ravi and Harish M Kittur. 2017. Power and Obstacle Aware 3D Clock Tree Synthesis. (2017).","DOI":"10.20944\/preprints201705.0056.v1"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/82.204128"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1137\/S0895480199352622"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/157485.165066"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2008.4802475"},{"key":"e_1_3_2_2_8_1","unstructured":"Nanoscale Integration and Modeling (NIMO) Group. [n.d.]. Predictive technology model. http:\/\/ptm.asu.edu\/  Nanoscale Integration and Modeling (NIMO) Group. [n.d.]. Predictive technology model. http:\/\/ptm.asu.edu\/"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123406"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187545"},{"key":"e_1_3_2_2_11_1","volume-title":"International Symposium on Quality Electronic Design (ISQED). IEEE, 300--307","author":"Liu Wulong","year":"2013","unstructured":"Wulong Liu , Haixiao Du , Yu Wang , Yuchun Ma , Yuan Xie , Jinguo Quan , and Huazhong Yang . 2013 . TSV-aware topology generation for 3D clock tree synthesis . In International Symposium on Quality Electronic Design (ISQED). IEEE, 300--307 . Wulong Liu, Haixiao Du, Yu Wang, Yuchun Ma, Yuan Xie, Jinguo Quan, and Huazhong Yang. 2013. TSV-aware topology generation for 3D clock tree synthesis. In International Symposium on Quality Electronic Design (ISQED). IEEE, 300--307."},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1356802.1356925"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00013"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593188"},{"key":"e_1_3_2_2_15_1","unstructured":"Vasilis F Pavlidis Ioannis Savidis and Eby G Friedman. 2017. Three-dimensional integrated circuit design .Newnes.  Vasilis F Pavlidis Ioannis Savidis and Eby G Friedman. 2017. Three-dimensional integrated circuit design .Newnes."},{"key":"e_1_3_2_2_16_1","first-page":"098","article-title":"Clock distribution network for 3D integrated circuit","volume":"9","author":"Samadi Kambiz","year":"2015","unstructured":"Kambiz Samadi , Shreepad A Panth , Jing Xie , and Yang Du . 2015 . Clock distribution network for 3D integrated circuit . US Patent 9 , 098 ,666. Kambiz Samadi, Shreepad A Panth, Jing Xie, and Yang Du. 2015. Clock distribution network for 3D integrated circuit. US Patent 9,098,666.","journal-title":"US Patent"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126616501425"},{"key":"e_1_3_2_2_18_1","unstructured":"R.S. Tsay. [n.d.]. GSRC Benchmark. https:\/\/vlsicad.ucsd.edu\/GSRC\/bookshelf\/Slots\/BST\/  R.S. Tsay. [n.d.]. GSRC Benchmark. https:\/\/vlsicad.ucsd.edu\/GSRC\/bookshelf\/Slots\/BST\/"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280818"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1137\/S0895480100378367"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2099590"}],"event":{"name":"GLSVLSI '20: Great Lakes Symposium on VLSI 2020","location":"Virtual Event China","acronym":"GLSVLSI '20"},"container-title":["Proceedings of the 2020 on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3406949","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386263.3406949","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:25Z","timestamp":1750199905000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3406949"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,7]]},"references-count":21,"alternative-id":["10.1145\/3386263.3406949","10.1145\/3386263"],"URL":"https:\/\/doi.org\/10.1145\/3386263.3406949","relation":{},"subject":[],"published":{"date-parts":[[2020,9,7]]},"assertion":[{"value":"2020-09-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}