{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T16:31:15Z","timestamp":1779294675417,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T00:00:00Z","timestamp":1599436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,7]]},"DOI":"10.1145\/3386263.3406952","type":"proceedings-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:34:23Z","timestamp":1599255263000},"page":"421-426","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["A Hybrid Synthesis Methodology for Approximate Circuits"],"prefix":"10.1145","author":[{"given":"Muhammad","family":"Awais","sequence":"first","affiliation":[{"name":"Paderborn University, Paderborn, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hassan Ghasemzadeh","family":"Mohammadi","sequence":"additional","affiliation":[{"name":"Paderborn University, Paderborn, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Platzner","sequence":"additional","affiliation":[{"name":"Paderborn University, Paderborn, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,9,7]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"Automatic Design Space Exploration of Approximate Algorithms for Big Data Applications","author":"Barbareschi Mario","unstructured":"Mario Barbareschi , Federico Iannucci , and Antonino Mazzeo . 2016. Automatic Design Space Exploration of Approximate Algorithms for Big Data Applications . IEEE. 40--45 pages. http:\/\/ieeexplore.ieee.org\/document\/7471170\/ Mario Barbareschi, Federico Iannucci, and Antonino Mazzeo. 2016. Automatic Design Space Exploration of Approximate Algorithms for Big Data Applications. IEEE. 40--45 pages. http:\/\/ieeexplore.ieee.org\/document\/7471170\/"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCIAIG.2012.2186810"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1080\/01621459.1997.10473683"},{"key":"e_1_3_2_2_4_1","volume-title":"PowerBit - power aware arithmetic bit-width optimization","author":"Gaffar Altaf","unstructured":"Altaf Gaffar , Jonathan Clarke , and George Constantinides . 2006. PowerBit - power aware arithmetic bit-width optimization . IEEE. 289--292 pages. http:\/\/ieeexplore.ieee.org\/document\/4042452\/ Altaf Gaffar, Jonathan Clarke, and George Constantinides. 2006. PowerBit - power aware arithmetic bit-width optimization. IEEE. 289--292 pages. http:\/\/ieeexplore.ieee.org\/document\/4042452\/"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196001"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.873887"},{"key":"e_1_3_2_2_7_1","volume-title":"Statistically certified approximate logic synthesis","author":"Liu Gai","year":"2037","unstructured":"Gai Liu and Zhiru Zhang . 2017. Statistically certified approximate logic synthesis . IEEE. 344--351 pages. http:\/\/ieeexplore.ieee.org\/document\/8 2037 98\/ Gai Liu and Zhiru Zhang. 2017. Statistically certified approximate logic synthesis. IEEE. 344--351 pages. http:\/\/ieeexplore.ieee.org\/document\/8203798\/"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.2143\/AST.27.1.563210"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"e_1_3_2_2_10_1","volume-title":"Zdenek Vasicek, Lukas Sekanina, and Muhammad Shafique.","author":"Mrazek Vojtech","year":"2019","unstructured":"Vojtech Mrazek , Muhammad Abdullah Hanif , Zdenek Vasicek, Lukas Sekanina, and Muhammad Shafique. 2019 . autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components. ACM, New York, NY, USA. 1--6 pages. https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317781 Vojtech Mrazek, Muhammad Abdullah Hanif, Zdenek Vasicek, Lukas Sekanina, and Muhammad Shafique. 2019. autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components. ACM, New York, NY, USA. 1--6 pages. https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317781"},{"key":"e_1_3_2_2_11_1","volume-title":"EvoApprox8b: Library of Approximate Adders and Multipliers for Circuit Design and Benchmarking of Approximation Methods","author":"Mrazek Vojtech","unstructured":"Vojtech Mrazek , Radek Hrbacek , Zdenek Vasicek , and Lukas Sekanina . 2017. EvoApprox8b: Library of Approximate Adders and Multipliers for Circuit Design and Benchmarking of Approximation Methods . IEEE. 258--261 pages. https:\/\/ieeexplore.ieee.org\/document\/7926993\/ Vojtech Mrazek, Radek Hrbacek, Zdenek Vasicek, and Lukas Sekanina. 2017. EvoApprox8b: Library of Approximate Adders and Multipliers for Circuit Design and Benchmarking of Approximation Methods. IEEE. 258--261 pages. https:\/\/ieeexplore.ieee.org\/document\/7926993\/"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2598283"},{"key":"e_1_3_2_2_13_1","volume-title":"IEEE Conference Publications, New Jersey. 1--6 pages. http:\/\/ieeexplore.ieee.org\/xpl\/articleDetails.jsp?arnumber=6800575","author":"Nepal Kumud","year":"2014","unstructured":"Kumud Nepal , Yueting Li , R. Iris Bahar , and Sherief Reda . 2014 . ABACUS: A technique for automated behavioral synthesis of approximate computing circuits . IEEE Conference Publications, New Jersey. 1--6 pages. http:\/\/ieeexplore.ieee.org\/xpl\/articleDetails.jsp?arnumber=6800575 Kumud Nepal, Yueting Li, R. Iris Bahar, and Sherief Reda. 2014. ABACUS: A technique for automated behavioral synthesis of approximate computing circuits. IEEE Conference Publications, New Jersey. 1--6 pages. http:\/\/ieeexplore.ieee.org\/xpl\/articleDetails.jsp?arnumber=6800575"},{"key":"e_1_3_2_2_14_1","volume-title":"International Conference on Compiler Construction. Springer, 250--264","author":"\u00d6zer Emre","year":"2004","unstructured":"Emre \u00d6zer , Andy P Nisbet , and David Gregg . 2004 . Stochastic bit-width approximation using extreme value theory for customizable processors . In International Conference on Compiler Construction. Springer, 250--264 . Emre \u00d6zer, AndyP Nisbet, and David Gregg. 2004. Stochastic bit-width approximation using extreme value theory for customizable processors. In International Conference on Compiler Construction. Springer, 250--264."},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967005"},{"key":"e_1_3_2_2_16_1","volume-title":"Systematic approximate logic optimization using don't care conditions","author":"Salamat Sahand","year":"1835","unstructured":"Sahand Salamat , Mehrnaz Ahmadi , Bijan Alizadeh , and Masahiro Fujita . 2017. Systematic approximate logic optimization using don't care conditions . IEEE. 419--425 pages. http:\/\/ieeexplore.ieee.org\/document\/79 1835 2\/ Sahand Salamat, Mehrnaz Ahmadi, Bijan Alizadeh, and Masahiro Fujita. 2017. Systematic approximate logic optimization using don't care conditions. IEEE. 419--425 pages. http:\/\/ieeexplore.ieee.org\/document\/7918352\/"},{"key":"e_1_3_2_2_17_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 545--550","author":"Scarabottolo Ilaria","year":"2018","unstructured":"Ilaria Scarabottolo , Giovanni Ansaloni , and Laura Pozzi . 2018 . Circuit carving: A methodology for the design of approximate hardware. In 2018 Design , Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 545--550 . Ilaria Scarabottolo, Giovanni Ansaloni, and Laura Pozzi. 2018. Circuit carving: A methodology for the design of approximate hardware. In 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 545--550."},{"key":"e_1_3_2_2_18_1","volume-title":"A low latency generic accuracy configurable adder","author":"Shafique Muhammad","unstructured":"Muhammad Shafique , Waqas Ahmad , Rehan Hafiz , and J\u00f6rg Henkel . 2015. A low latency generic accuracy configurable adder . ACM Press , New York , New York, USA. 1--6 pages. http:\/\/dl.acm.org\/citation.cfm?doid=2744769.2744778 Muhammad Shafique, Waqas Ahmad, Rehan Hafiz, and J\u00f6rg Henkel. 2015. A low latency generic accuracy configurable adder. ACM Press, New York, New York, USA. 1--6 pages. http:\/\/dl.acm.org\/citation.cfm?doid=2744769.2744778"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2019.04.003"}],"event":{"name":"GLSVLSI '20: Great Lakes Symposium on VLSI 2020","location":"Virtual Event China","acronym":"GLSVLSI '20"},"container-title":["Proceedings of the 2020 on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3406952","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386263.3406952","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:25Z","timestamp":1750199905000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3406952"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,7]]},"references-count":20,"alternative-id":["10.1145\/3386263.3406952","10.1145\/3386263"],"URL":"https:\/\/doi.org\/10.1145\/3386263.3406952","relation":{},"subject":[],"published":{"date-parts":[[2020,9,7]]},"assertion":[{"value":"2020-09-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}