{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:25:33Z","timestamp":1750220733038,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T00:00:00Z","timestamp":1599436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,7]]},"DOI":"10.1145\/3386263.3407579","type":"proceedings-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:34:23Z","timestamp":1599255263000},"page":"33-38","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":6,"title":["Reliable and Robust RRAM-based Neuromorphic Computing"],"prefix":"10.1145","author":[{"given":"Grace Li","family":"Zhang","sequence":"first","affiliation":[{"name":"Technical University of Munich (TUM), Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bing","family":"Li","sequence":"additional","affiliation":[{"name":"Technical University of Munich (TUM), Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ying","family":"Zhu","sequence":"additional","affiliation":[{"name":"Technical University of Munich (TUM), Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuhang","family":"Zhang","sequence":"additional","affiliation":[{"name":"Technical University of Munich (TUM), Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianchen","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Notre Dame, Notre Dame, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiyu","family":"Shi","sequence":"additional","affiliation":[{"name":"University of Notre Dame, Notre Dame, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsung-Yi","family":"Ho","sequence":"additional","affiliation":[{"name":"National Tsing Hua University, Hsinchu, Taiwan Roc"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hai (Helen)","family":"Li","sequence":"additional","affiliation":[{"name":"Duke University, Durham, NC, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[{"name":"Technical University of Munich (TUM), Munich, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,9,7]]},"reference":[{"key":"e_1_3_2_2_1_1","first-page":"80","article-title":"BSB training scheme implementation on memristor-based circuit","author":"Hu M.","year":"2013","unstructured":"M. Hu , H. Li , Y. Chen , Q. Wu , and G. S. Rose , \" BSB training scheme implementation on memristor-based circuit ,\" in Computational Intelligence for Security and Defense Applications , 2013 , pp. 80 -- 87 . M. Hu, H. Li, Y. Chen, Q. Wu, and G. S. Rose, \"BSB training scheme implementation on memristor-based circuit,\" in Computational Intelligence for Security and Defense Applications, 2013, pp. 80--87.","journal-title":"Computational Intelligence for Security and Defense Applications"},{"key":"e_1_3_2_2_2_1","first-page":"1","volume-title":"Design Autom. Conf. IEEE","author":"Liu C.","year":"2017","unstructured":"C. Liu , M. Hu , J. P. Strachan , and H. Li , \" Rescuing memristor-based neuromorphic design with high defects,\" in Proc . Design Autom. Conf. IEEE , 2017 , pp. 1 -- 6 . C. Liu, M. Hu, J. P. Strachan, and H. Li, \"Rescuing memristor-based neuromorphic design with high defects,\" in Proc. Design Autom. Conf. IEEE, 2017, pp. 1--6."},{"key":"e_1_3_2_2_3_1","first-page":"1","volume-title":"Design Autom. Conf.","author":"Liu C.","year":"2015","unstructured":"C. Liu , B. Yan , C. Yang , L. Song , Z. Li , B. Liu , Y. Chen , H. Li , Q. Wu , and H. Jiang , \" A spiking neuromorphic design with resistive crossbar,\" in Proc . Design Autom. Conf. , 2015 , pp. 1 -- 6 . C. Liu, B. Yan, C. Yang, L. Song, Z. Li, B. Liu, Y. Chen, H. Li, Q. Wu, and H. Jiang, \"A spiking neuromorphic design with resistive crossbar,\" in Proc. Design Autom. Conf., 2015, pp. 1--6."},{"key":"e_1_3_2_2_4_1","first-page":"11","article-title":"Lifetime enhancement for rram-based computing-in-memory engine considering aging and thermal effects","author":"Zhang S.","year":"2020","unstructured":"S. Zhang , G. L. Zhang , B. Li , H. H. Li , and U. Schlichtmann , \" Lifetime enhancement for rram-based computing-in-memory engine considering aging and thermal effects ,\" in IEEE International Conference on Artificial Intelligence Circuits and Systems , 2020 , pp. 11 -- 15 . S. Zhang, G. L. Zhang, B. Li, H. H. Li, and U. Schlichtmann, \"Lifetime enhancement for rram-based computing-in-memory engine considering aging and thermal effects,\" in IEEE International Conference on Artificial Intelligence Circuits and Systems, 2020, pp. 11--15.","journal-title":"IEEE International Conference on Artificial Intelligence Circuits and Systems"},{"doi-asserted-by":"crossref","unstructured":"S. S. Yichen Shen Nicholas C. Harris \"Deep learning with coherent nanophotonic circuits \"nature photonics vol. 11 pp. 441--446 2017.  S. S. Yichen Shen Nicholas C. Harris \"Deep learning with coherent nanophotonic circuits \"nature photonics vol. 11 pp. 441--446 2017.","key":"e_1_3_2_2_5_1","DOI":"10.1038\/nphoton.2017.93"},{"key":"e_1_3_2_2_6_1","first-page":"705","volume-title":"Asia and South Pacific Des. Autom. Conf.","author":"Zhao Z.","year":"2019","unstructured":"Z. Zhao , D. Liu , M. Li , Z. Ying , L. Zhang , B. Xu , B. Yu , R. T. Chen , and D. Z. Pan , \" Hardware-software co-design of slimmed optical neural networks,\" in Proc . Asia and South Pacific Des. Autom. Conf. , 2019 , pp. 705 -- 710 . Z. Zhao, D. Liu, M. Li, Z. Ying, L. Zhang, B. Xu, B. Yu, R. T. Chen, and D. Z. Pan, \"Hardware-software co-design of slimmed optical neural networks,\" in Proc. Asia and South Pacific Des. Autom. Conf., 2019, pp. 705--710."},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_7_1","DOI":"10.1364\/OE.27.014009"},{"key":"e_1_3_2_2_8_1","article-title":"Neuro-morphic spintronics","author":"Grollier J.","year":"2020","unstructured":"J. Grollier , D. Querlioz , K.Y. Camsari , K. Everschor-Sitte , S. Fukami , and M. D. Stiles , \" Neuro-morphic spintronics ,\" IEEE Transactions on Electron Devices , 2020 . J. Grollier, D. Querlioz, K.Y. Camsari, K. Everschor-Sitte, S. Fukami, and M. D. Stiles, \"Neuro-morphic spintronics,\" IEEE Transactions on Electron Devices, 2020.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"e_1_3_2_2_9_1","first-page":"922","volume-title":"CMOS spintronic devices for ultra-low power neuro-morphic computation,\" in IEEE international symposium on Circuits and Systems (ISCAS)","author":"Sengupta A.","year":"2016","unstructured":"A. Sengupta , K. Yogendra , and K. Roy , \" CMOS spintronic devices for ultra-low power neuro-morphic computation,\" in IEEE international symposium on Circuits and Systems (ISCAS) , 2016 , pp. 922 -- 925 . A. Sengupta, K. Yogendra, and K. Roy, \"CMOS spintronic devices for ultra-low power neuro-morphic computation,\" in IEEE international symposium on Circuits and Systems (ISCAS), 2016, pp. 922--925."},{"key":"e_1_3_2_2_10_1","first-page":"526","volume-title":"Asia and South Pacific Des. Autom. Conf.","author":"Li M.","year":"2019","unstructured":"M. Li , X. Yin , X. S. Hu , and C. Zhuo , \" Nonvolatile and energy-efficient feFET-based multiplier for energy-harvesting devices,\" inProc . Asia and South Pacific Des. Autom. Conf. , 2019 , pp. 526 -- 567 . M. Li, X. Yin, X. S. Hu, and C. Zhuo, \"Nonvolatile and energy-efficient feFET-based multiplier for energy-harvesting devices,\" inProc. Asia and South Pacific Des. Autom. Conf., 2019, pp.526--567."},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_11_1","DOI":"10.1109\/TED.2020.2994896"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_12_1","DOI":"10.1038\/s41928-019-0321-3"},{"key":"e_1_3_2_2_13_1","article-title":"An ultra-dense 2fefet tcam design based on a multi-domain feFET model","author":"Yin X.","year":"2018","unstructured":"X. Yin , K. Ni , D. Reis , S. Datta , M. Niemier , and X. S. Hu , \" An ultra-dense 2fefet tcam design based on a multi-domain feFET model ,\" IEEE Transactions on Circuits and Systems II: Express Briefs (TCAS II) , 2018 . X. Yin, K. Ni, D. Reis, S. Datta, M. Niemier, and X. S. Hu, \"An ultra-dense 2fefet tcam design based on a multi-domain feFET model,\" IEEE Transactions on Circuits and Systems II: Express Briefs (TCAS II), 2018.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs (TCAS II)"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_14_1","DOI":"10.1002\/adma.201705914"},{"key":"e_1_3_2_2_15_1","volume-title":"Autom., and Test Europe Conf.","author":"Zhu Y.","year":"2020","unstructured":"Y. Zhu , G. L. Zhang , T. Wang , B. Li , Y. Shi , T.-Y. Ho , and U. Schlichtmann , \" Statistical training for neuromorphic computing using memristor-based crossbars considering process variations and noise,\" in Proc. Design , Autom., and Test Europe Conf. , 2020 . Y. Zhu, G. L. Zhang, T. Wang, B. Li, Y. Shi, T.-Y. Ho, and U. Schlichtmann, \"Statistical training for neuromorphic computing using memristor-based crossbars considering process variations and noise,\" in Proc. Design, Autom., and Test Europe Conf., 2020."},{"key":"e_1_3_2_2_16_1","first-page":"1751","volume-title":"Autom., and Test Europe Conf.","author":"Zhang S.","year":"2020","unstructured":"S. Zhang , G. L. Zhang , B. Li , H. H. Li , and U. Schlichtmann , \" Aging-aware lifetime enhancement for memristor-based neuromorphic computing,\" in Proc. Design , Autom., and Test Europe Conf. , 2020 , pp. 1751 -- 1756 . S. Zhang, G. L. Zhang, B. Li, H. H. Li, and U. Schlichtmann, \"Aging-aware lifetime enhancement for memristor-based neuromorphic computing,\" in Proc. Design, Autom., and Test Europe Conf., 2020, pp. 1751--1756."},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_17_1","DOI":"10.1145\/2897937.2898010"},{"key":"e_1_3_2_2_18_1","first-page":"12.3.1","volume-title":"Int. Electron Dev. Meeting,2011","author":"Chen B.","unstructured":"B. Chen , Y. Lu , B. Gao , Y. Fu , F. Zhang , P. Huang , Y. Chen , L. Liu , X. Liu , J. Kanget al., \"Physical mechanisms of endurance degradation in TMO-RRAM,\" in Proc . Int. Electron Dev. Meeting,2011 , pp. 12.3.1 -- 12.3.4 . B. Chen, Y. Lu, B. Gao, Y. Fu, F. Zhang, P. Huang, Y. Chen, L. Liu, X. Liu, J. Kanget al., \"Physical mechanisms of endurance degradation in TMO-RRAM,\" in Proc. Int. Electron Dev. Meeting,2011, pp. 12.3.1--12.3.4."},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_19_1","DOI":"10.1109\/TED.2012.2218607"},{"key":"e_1_3_2_2_20_1","first-page":"T188","article-title":"Quantitative endurance failure model for filamentary RRAM","author":"Degraeve R.","year":"2015","unstructured":"R. Degraeve , A. Fantini , P. Roussel , L. Goux , A. Costantino , C. Chen , S. Clima , B. Govoreanu , D. Linten , A. Theanet al ., \" Quantitative endurance failure model for filamentary RRAM ,\" in Symp. VLSI Technol. , 2015 , pp. T188 -- T189 . R. Degraeve, A. Fantini, P. Roussel, L. Goux, A. Costantino, C. Chen, S. Clima, B. Govoreanu, D. Linten, A. Theanet al., \"Quantitative endurance failure model for filamentary RRAM,\" in Symp. VLSI Technol., 2015, pp. T188--T189.","journal-title":"Symp. VLSI Technol."},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_21_1","DOI":"10.1109\/TED.2015.2463104"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_22_1","DOI":"10.1109\/TCAD.2005.862751"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_23_1","DOI":"10.1609\/aaai.v33i01.33015321"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_24_1","DOI":"10.1007\/978-3-030-32245-8_68"},{"key":"e_1_3_2_2_25_1","first-page":"53","volume-title":"Int. Conf. Artif. Neural Netw.","volume":"60","author":"LeCun Y.","year":"1995","unstructured":"Y. LeCun , L. Jackel , L. Bottou , A. Brunot , C. Cortes , J. Denker , H. Drucker , I. Guyon , U. Muller , E. Sackingeret al., \"Comparison of learning algorithms for handwritten digit recognition,\" in Proc . Int. Conf. Artif. Neural Netw. , vol. 60 , 1995 , pp. 53 -- 60 . Y. LeCun, L. Jackel, L. Bottou, A. Brunot, C. Cortes, J. Denker, H. Drucker, I. Guyon, U. Muller,E. Sackingeret al., \"Comparison of learning algorithms for handwritten digit recognition,\" in Proc. Int. Conf. Artif. Neural Netw., vol. 60, 1995, pp. 53--60."},{"key":"e_1_3_2_2_26_1","volume-title":"Very deep convolutional networks for large-scale image recognition,\" arXiv preprint arXiv:1409.1556","author":"Simonyan K.","year":"2014","unstructured":"K. Simonyan and A. Zisserman , \" Very deep convolutional networks for large-scale image recognition,\" arXiv preprint arXiv:1409.1556 , 2014 . K. Simonyan and A. Zisserman, \"Very deep convolutional networks for large-scale image recognition,\" arXiv preprint arXiv:1409.1556, 2014."},{"issue":"2","key":"e_1_3_2_2_28_1","first-page":"207","article-title":"Memristive crossbar memory lifetime evaluation and reconfiguration strategies","volume":"6","author":"Amat E.","year":"2016","unstructured":"E. Amat , A. Rubioet al ., \" Memristive crossbar memory lifetime evaluation and reconfiguration strategies ,\" IEEE Trans. Emerg. Topics in Comput. , vol. 6 , no. 2 , pp. 207 -- 218 , 2016 . E. Amat, A. Rubioet al., \"Memristive crossbar memory lifetime evaluation and reconfiguration strategies,\"IEEE Trans. Emerg. Topics in Comput., vol. 6, no. 2, pp. 207--218, 2016.","journal-title":"IEEE Trans. Emerg. Topics in Comput."},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_29_1","DOI":"10.1039\/C3NR05016E"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_30_1","DOI":"10.1109\/TCAD.2006.884403"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_31_1","DOI":"10.1145\/2744769.2744930"}],"event":{"acronym":"GLSVLSI '20","name":"GLSVLSI '20: Great Lakes Symposium on VLSI 2020","location":"Virtual Event China"},"container-title":["Proceedings of the 2020 on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3407579","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386263.3407579","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:25Z","timestamp":1750199905000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3407579"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,7]]},"references-count":30,"alternative-id":["10.1145\/3386263.3407579","10.1145\/3386263"],"URL":"https:\/\/doi.org\/10.1145\/3386263.3407579","relation":{},"subject":[],"published":{"date-parts":[[2020,9,7]]},"assertion":[{"value":"2020-09-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}