{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:33:18Z","timestamp":1780356798848,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T00:00:00Z","timestamp":1599436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Semiconductor Research Corporation"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,7]]},"DOI":"10.1145\/3386263.3407581","type":"proceedings-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:34:23Z","timestamp":1599255263000},"page":"45-50","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":13,"title":["IMC-Sort: In-Memory Parallel Sorting Architecture using Hybrid Memory Cube"],"prefix":"10.1145","author":[{"given":"Zheyu","family":"Li","sequence":"first","affiliation":[{"name":"Pennsylvania University, State College, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Nagadastagiri","family":"Challapalle","sequence":"additional","affiliation":[{"name":"Pennsylvania University, State College, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Akshay Krishna","family":"Ramanathan","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, State College, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, State College, PA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,9,7]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"crossref","unstructured":"A. Shafiee A. Nag N. Muralimanohar R. Balasubramonian J. P. Strachan M. Hu R. S. Williams and V. Srikumar \"ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars \" in 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA) pp. 14--26 2016.  A. Shafiee A. Nag N. Muralimanohar R. Balasubramonian J. P. Strachan M. Hu R. S. Williams and V. Srikumar \"ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars \" in 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA) pp. 14--26 2016.","DOI":"10.1109\/ISCA.2016.12"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"crossref","unstructured":"P. Chi S. Li C. Xu T. Zhang J. Zhao Y. Liu Y. Wang and Y. Xie \"PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory \" in 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA) pp. 27--39 2016.  P. Chi S. Li C. Xu T. Zhang J. Zhao Y. Liu Y. Wang and Y. Xie \"PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory \" in 2016 ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA) pp. 27--39 2016.","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"crossref","unstructured":"S. Gudaparthi S. Narayanan R. Balasubramonian E. Giacomin H. Kambalasubramanyam and P.-E. Gaillardon \"Wire-aware architecture and dataflow for cnn accelerators \" in Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture p. 1--13 2019.  S. Gudaparthi S. Narayanan R. Balasubramonian E. Giacomin H. Kambalasubramanyam and P.-E. Gaillardon \"Wire-aware architecture and dataflow for cnn accelerators \" in Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture p. 1--13 2019.","DOI":"10.1145\/3352460.3358316"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"crossref","unstructured":"J. Ahn S. Hong S. Yoo O. Mutlu and K. Choi \"A scalable processing-in-memory accelerator for parallel graph processing \" in 2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA) pp. 105--117 June 2015.  J. Ahn S. Hong S. Yoo O. Mutlu and K. Choi \"A scalable processing-in-memory accelerator for parallel graph processing \" in 2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (ISCA) pp. 105--117 June 2015.","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"crossref","unstructured":"G. Li G. Dai S. Li Y. Wang and Y. Xie \"GraphIA: An In-situ Accelerator for Large-scale Graph Processing \" in Proceedings of the International Symposium on Memory Systems pp. 79--84 2018.  G. Li G. Dai S. Li Y. Wang and Y. Xie \"GraphIA: An In-situ Accelerator for Large-scale Graph Processing \" in Proceedings of the International Symposium on Memory Systems pp. 79--84 2018.","DOI":"10.1145\/3240302.3240312"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"crossref","unstructured":"H.-c. Yang A. Dasdan R.-L. Hsiao and D. S. Parker \"Map-reduce-merge: Simplified relational data processing on large clusters \" in Proceedings of the 2007 ACM SIGMOD International Conference on Management of Data p. 1029--1040 2007.  H.-c. Yang A. Dasdan R.-L. Hsiao and D. S. Parker \"Map-reduce-merge: Simplified relational data processing on large clusters \" in Proceedings of the 2007 ACM SIGMOD International Conference on Management of Data p. 1029--1040 2007.","DOI":"10.1145\/1247480.1247602"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"crossref","unstructured":"A. Thusoo J. S. Sarma N. Jain Z. Shao P. Chakka N. Zhang S. Antony H. Liu and R. Murthy \"Hive - a petabyte scale data warehouse using hadoop \" in 2010 IEEE 26th International Conference on Data Engineering (ICDE 2010) pp. 996--1005 2010.  A. Thusoo J. S. Sarma N. Jain Z. Shao P. Chakka N. Zhang S. Antony H. Liu and R. Murthy \"Hive - a petabyte scale data warehouse using hadoop \" in 2010 IEEE 26th International Conference on Data Engineering (ICDE 2010) pp. 996--1005 2010.","DOI":"10.1109\/ICDE.2010.5447738"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.108"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"crossref","unstructured":"S. H. Pugsley A. Deb R. Balasubramonian and F. Li \"Fixed-function hardware sorting accelerators for near data mapreduce execution \" in 2015 33rd IEEE International Conference on Computer Design (ICCD) pp. 439--442 2015.  S. H. Pugsley A. Deb R. Balasubramonian and F. Li \"Fixed-function hardware sorting accelerators for near data mapreduce execution \" in 2015 33rd IEEE International Conference on Computer Design (ICCD) pp. 439--442 2015.","DOI":"10.1109\/ICCD.2015.7357143"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"crossref","unstructured":"N. Samardzic W. Qiao V. Aggarwal M. F. Chang and J. Cong \"Bonsai: High- Performance Adaptive Merge Tree Sorting \" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA) 2020.  N. Samardzic W. Qiao V. Aggarwal M. F. Chang and J. Cong \"Bonsai: High- Performance Adaptive Merge Tree Sorting \" in 2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture (ISCA) 2020.","DOI":"10.1109\/ISCA45697.2020.00033"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"crossref","unstructured":"S. Zhou C. Chelmis and V. K. Prasanna \"High-throughput and energy-efficient graph processing on fpga \" in 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) pp. 103--110 2016.  S. Zhou C. Chelmis and V. K. Prasanna \"High-throughput and energy-efficient graph processing on fpga \" in 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) pp. 103--110 2016.","DOI":"10.1109\/FCCM.2016.35"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"crossref","unstructured":"A. Srivastava R. Chen V. K. Prasanna and C. Chelmis \"A hybrid design for high performance large-scale sorting on fpga \" in 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig) pp. 1--6 2015.  A. Srivastava R. Chen V. K. Prasanna and C. Chelmis \"A hybrid design for high performance large-scale sorting on fpga \" in 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig) pp. 1--6 2015.","DOI":"10.1109\/ReConFig.2015.7393322"},{"key":"e_1_3_2_2_13_1","first-page":"307","volume-title":"Spring Joint Computer Conference","author":"Batcher K. E.","year":"1968"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"crossref","unstructured":"J. Jeddeloh and B. Keeth \"Hybrid memory cube new dram architecture increases density and performance \" 2012 Symposium on VLSI Technology (VLSIT) pp. 87--88 2012.  J. Jeddeloh and B. Keeth \"Hybrid memory cube new dram architecture increases density and performance \" 2012 Symposium on VLSI Technology (VLSIT) pp. 87--88 2012.","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"e_1_3_2_2_15_1","first-page":"131","volume-title":"ISCA '15","author":"Akin B."},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2997638"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"crossref","unstructured":"H. Chen S. Madaminov M. Ferdman and P. Milder \"Fpga-accelerated sample sort for large data sets \" in The 2020 ACM\/SIGDA International Symposium on Field- Programmable Gate Arrays p. 222--232 2020.  H. Chen S. Madaminov M. Ferdman and P. Milder \"Fpga-accelerated sample sort for large data sets \" in The 2020 ACM\/SIGDA International Symposium on Field- Programmable Gate Arrays p. 222--232 2020.","DOI":"10.1145\/3373087.3375304"},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"crossref","unstructured":"J. D. Leidel and Y. Chen \"Hmc-sim-2.0: A simulation platform for exploring custom memory cube operations \" in 2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW) pp. 621--630 2016.  J. D. Leidel and Y. Chen \"Hmc-sim-2.0: A simulation platform for exploring custom memory cube operations \" in 2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW) pp. 621--630 2016.","DOI":"10.1109\/IPDPSW.2016.43"}],"event":{"name":"GLSVLSI '20: Great Lakes Symposium on VLSI 2020","location":"Virtual Event China","acronym":"GLSVLSI '20"},"container-title":["Proceedings of the 2020 on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3407581","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386263.3407581","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:25Z","timestamp":1750199905000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3407581"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,7]]},"references-count":18,"alternative-id":["10.1145\/3386263.3407581","10.1145\/3386263"],"URL":"https:\/\/doi.org\/10.1145\/3386263.3407581","relation":{},"subject":[],"published":{"date-parts":[[2020,9,7]]},"assertion":[{"value":"2020-09-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}