{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,27]],"date-time":"2026-09-27T18:00:43Z","timestamp":1790532043266,"version":"4.1.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T00:00:00Z","timestamp":1599436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"name":"DARPA SSITH 97774952"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,7]]},"DOI":"10.1145\/3386263.3407586","type":"proceedings-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:34:23Z","timestamp":1599255263000},"page":"181-186","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":19,"title":["Comprehensive Evaluation of Machine Learning Countermeasures for Detecting Microarchitectural Side-Channel Attacks"],"prefix":"10.1145","author":[{"given":"Han","family":"Wang","sequence":"first","affiliation":[{"name":"University of California, Davis, Davis, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hossein","family":"Sayadi","sequence":"additional","affiliation":[{"name":"California State University, Long Beach, Long Beach, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Avesta","family":"Sasan","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Setareh","family":"Rafatirad","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tinoosh","family":"Mohsenin","sequence":"additional","affiliation":[{"name":"University of Maryland, Baltimore County, Baltimore, MD, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[{"name":"University of California, Davis, Davis, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,9,7]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"UK Workshop on Computational Intelligence(2017)","author":"Allaf Z.","unstructured":"Allaf , Z. , and et.al. A comparison study on flush+ reload and prime+ probe attacks on aes using machine learning approaches . In UK Workshop on Computational Intelligence(2017) , Springer. Allaf, Z., and et.al. A comparison study on flush+ reload and prime+ probe attacks on aes using machine learning approaches. In UK Workshop on Computational Intelligence(2017), Springer."},{"key":"e_1_3_2_2_2_1","first-page":"224","volume-title":"Proceedings of the Eighth ACM Conference on Data and Application Security and Privacy(2018)","author":"Briongos S.","unstructured":"Briongos , S. , Irazoqi , G. , Malag\u00f3n , P. , and Eisenbarth , T . Cacheshield: Detecting cache attacks through self-observation . In Proceedings of the Eighth ACM Conference on Data and Application Security and Privacy(2018) , ACM, pp. 224 -- 235 . Briongos, S., Irazoqi, G., Malag\u00f3n, P., and Eisenbarth, T. Cacheshield: Detecting cache attacks through self-observation. In Proceedings of the Eighth ACM Conference on Data and Application Security and Privacy(2018), ACM, pp. 224--235."},{"key":"e_1_3_2_2_3_1","unstructured":"Chiappetta M. Savas E. and Yilmaz C. Xlate: https:\/\/www.vusec.net\/projects\/xlate\/.  Chiappetta M. Savas E. and Yilmaz C. Xlate: https:\/\/www.vusec.net\/projects\/xlate\/."},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.asoc.2016.09.014"},{"key":"e_1_3_2_2_5_1","first-page":"20","volume-title":"2019 IEEE Symposium on Security and Privacy (SP)(2019)","author":"Das S.","unstructured":"Das , S. , Werner , J. , Antonakakis , M. , Polychronakis , M. , and Monrose , F . Sok: The challenges, pitfalls, and perils of using hardware performance counters for security . In 2019 IEEE Symposium on Security and Privacy (SP)(2019) , IEEE, pp. 20 -- 38 . Das, S., Werner, J., Antonakakis, M., Polychronakis, M., and Monrose, F. Sok: The challenges, pitfalls, and perils of using hardware performance counters for security. In 2019 IEEE Symposium on Security and Privacy (SP)(2019), IEEE, pp. 20--38."},{"key":"e_1_3_2_2_6_1","unstructured":"Depoix J. and Altmeyer P.Detecting spectre attacks by identifying cache side-channel attacks using machine learning. Advanced Microkernel Operating Systems(2018) 75.  Depoix J. and Altmeyer P.Detecting spectre attacks by identifying cache side-channel attacks using machine learning. Advanced Microkernel Operating Systems(2018) 75."},{"key":"e_1_3_2_2_7_1","first-page":"279","volume-title":"International Conference on Detection of Intrusions and Malware, and Vulnerability Assessment(2016)","author":"Gruss D.","unstructured":"Gruss , D. , Maurice , C. , Wagner , K. , and Mangard , S . Flush+ flush: a fast and stealthy cache attack . In International Conference on Detection of Intrusions and Malware, and Vulnerability Assessment(2016) , Springer , pp. 279 -- 299 . Gruss, D., Maurice, C., Wagner, K., and Mangard, S.Flush+ flush: a fast and stealthy cache attack. In International Conference on Detection of Intrusions and Malware, and Vulnerability Assessment(2016), Springer, pp. 279--299."},{"key":"e_1_3_2_2_8_1","volume-title":"T. M., Mudge, T., andBrown, R. B. Mibench: A free, commercially representative embedded benchmark suite. In Fourth WWC-4(2001)","author":"Guthaus M. R.","unstructured":"Guthaus , M. R. , Ringenberg , J. S. , Ernst , D. , Austin , T. M., Mudge, T., andBrown, R. B. Mibench: A free, commercially representative embedded benchmark suite. In Fourth WWC-4(2001) , IEEE. Guthaus, M. R., Ringenberg, J. S., Ernst, D., Austin, T. M., Mudge, T., andBrown, R. B. Mibench: A free, commercially representative embedded benchmark suite. In Fourth WWC-4(2001), IEEE."},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"crossref","unstructured":"Kocher P. and et.al. Spectre attacks: Exploiting speculative execution. arXiv preprint arXiv:1801.01203(2018).  Kocher P. and et.al. Spectre attacks: Exploiting speculative execution. arXiv preprint arXiv:1801.01203(2018).","DOI":"10.1109\/SP.2019.00002"},{"key":"e_1_3_2_2_10_1","volume-title":"-L.Online detection of spectre attacks using microarchitectural traces from performance counters. In 2018 30th SBAC-PAD","author":"Li C.","unstructured":"Li , C. , and Gaudiot , J . -L.Online detection of spectre attacks using microarchitectural traces from performance counters. In 2018 30th SBAC-PAD , IEEE. Li, C., and Gaudiot, J.-L.Online detection of spectre attacks using microarchitectural traces from performance counters. In 2018 30th SBAC-PAD, IEEE."},{"key":"e_1_3_2_2_11_1","first-page":"605","volume-title":"Security and Privacy (SP), 2015 IEEE Symposium on(2015)","author":"Liu F.","unstructured":"Liu , F. , Yarom , Y. , Ge , Q. , Heiser , G. , and Lee , R. B . Last-level cache side-channel attacks are practical . In Security and Privacy (SP), 2015 IEEE Symposium on(2015) , IEEE, pp. 605 -- 622 . Liu, F., Yarom, Y., Ge, Q., Heiser, G., and Lee, R. B.Last-level cache side-channel attacks are practical. In Security and Privacy (SP), 2015 IEEE Symposium on(2015), IEEE, pp. 605--622."},{"key":"e_1_3_2_2_12_1","first-page":"1148","volume-title":"In2016 24th Iranian Conference on Electrical Engineering (ICEE)(2016)","author":"Mirzaeyan A.","unstructured":"Mirzaeyan , A. , Patooghy , A. , and Ali , M. F . A novel countermeasure against fault injection attacks for aes-based cryptosystems . In2016 24th Iranian Conference on Electrical Engineering (ICEE)(2016) , pp. 1148 -- 1153 . Mirzaeyan, A., Patooghy, A., and Ali, M. F. A novel countermeasure against fault injection attacks for aes-based cryptosystems. In2016 24th Iranian Conference on Electrical Engineering (ICEE)(2016), pp. 1148--1153."},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"crossref","unstructured":"Prada I. Igual F. D. and Olcoz K. Detecting time-fragmented cache attacks against aes using performance monitoring counters. arXiv preprint arXiv:1904.11268(2019).  Prada I. Igual F. D. and Olcoz K. Detecting time-fragmented cache attacks against aes using performance monitoring counters. arXiv preprint arXiv:1904.11268(2019).","DOI":"10.1007\/978-3-030-27713-0_1"},{"key":"e_1_3_2_2_14_1","volume-title":"Scadet: A side-channel attack detection tool for tracking prime-probe. In 2018 ICCAD(2018)","author":"Sabbagh M.","unstructured":"Sabbagh , M. , and et.al. Scadet: A side-channel attack detection tool for tracking prime-probe. In 2018 ICCAD(2018) , IEEE. Sabbagh, M., and et.al. Scadet: A side-channel attack detection tool for tracking prime-probe. In 2018 ICCAD(2018), IEEE."},{"key":"e_1_3_2_2_15_1","first-page":"129","volume-title":"ICCD'17(Nov.","author":"Sayadi H.","year":"2017","unstructured":"Sayadi , H. , and et al. Machine learning-based approaches for energy-efficiency prediction and scheduling in composite cores architectures . In ICCD'17(Nov. 2017 ), pp. 129 -- 136 . Sayadi, H., and et al. Machine learning-based approaches for energy-efficiency prediction and scheduling in composite cores architectures. In ICCD'17(Nov. 2017), pp. 129--136."},{"key":"e_1_3_2_2_16_1","volume-title":"2smart: A two-stage machine learning-based approach for run-time specialized hardware-assisted malware detection. In 2019 DATE","author":"Sayadi H.","unstructured":"Sayadi , H. , and et.al. 2smart: A two-stage machine learning-based approach for run-time specialized hardware-assisted malware detection. In 2019 DATE , IEEE. Sayadi, H., and et.al. 2smart: A two-stage machine learning-based approach for run-time specialized hardware-assisted malware detection. In 2019 DATE, IEEE."},{"key":"e_1_3_2_2_17_1","volume-title":"Ensemble learning for effective run-time hardware-based malware detection: A comprehensive analysis and classification. In 2018 55th DAC","author":"Sayadi H.","unstructured":"Sayadi , H. , Patel , N., PD, S. M. , Sasan , A. , Rafatirad , S. , and Homayoun , H . Ensemble learning for effective run-time hardware-based malware detection: A comprehensive analysis and classification. In 2018 55th DAC , IEEE. Sayadi, H., Patel, N., PD, S. M., Sasan, A., Rafatirad, S., and Homayoun, H.Ensemble learning for effective run-time hardware-based malware detection: A comprehensive analysis and classification. In 2018 55th DAC, IEEE."},{"key":"e_1_3_2_2_18_1","first-page":"163","volume-title":"2019 IEEE 25th International Conference on Parallel and Distributed Systems (ICPADS)(2019)","author":"Wang H.","unstructured":"Wang , H. , Rafatirad , S. , and Homayoun , H . A+ tuning: Architecture+ application auto-tuning for in-memory data-processing frameworks . In 2019 IEEE 25th International Conference on Parallel and Distributed Systems (ICPADS)(2019) , IEEE, pp. 163 -- 166 . Wang, H., Rafatirad, S., and Homayoun, H.A+ tuning: Architecture+ application auto-tuning for in-memory data-processing frameworks. In 2019 IEEE 25th International Conference on Parallel and Distributed Systems (ICPADS)(2019), IEEE, pp. 163--166."},{"key":"e_1_3_2_2_19_1","volume-title":"DATE(2020)","author":"Wang H.","unstructured":"Wang , H. , Sayadi , H. , Mohsenin , T. , Zhao , L. , Sasan , A. , Rafatirad , S. , and Homayoun , H . Mitigating cache-based side-channel attacks through randomization: A comprehensive system and architecture level analysis . In DATE(2020) , IEEE. Wang, H., Sayadi, H., Mohsenin, T., Zhao, L., Sasan, A., Rafatirad, S., and Homayoun, H. Mitigating cache-based side-channel attacks through randomization: A comprehensive system and architecture level analysis. In DATE(2020), IEEE."},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS50870.2020.9159708"},{"key":"e_1_3_2_2_21_1","unstructured":"Yao F. Fang H. Doroslovacki M. and Venkataramani G.Towards a better indicator for cache timing channels. arXiv preprint arXiv:1902.04711(2019).  Yao F. Fang H. Doroslovacki M. and Venkataramani G.Towards a better indicator for cache timing channels. arXiv preprint arXiv:1902.04711(2019)."},{"key":"e_1_3_2_2_22_1","unstructured":"Yarom Y.Mastik: A micro-architectural side-channel toolkit. Retrieved from School of Computer Science Adelaide: http:\/\/cs.adelaide.edu.au\/yval\/Mastik(2016).  Yarom Y.Mastik: A micro-architectural side-channel toolkit. Retrieved from School of Computer Science Adelaide: http:\/\/cs.adelaide.edu.au\/yval\/Mastik(2016)."},{"key":"e_1_3_2_2_23_1","volume-title":"USENIX Security Symposium(2014)","author":"Yarom Y.","unstructured":"Yarom , Y. , and et.all. Flush + reload : A high resolution, low noise, l3 cache side-channel attack . In USENIX Security Symposium(2014) . Yarom, Y., and et.all. Flush+ reload: A high resolution, low noise, l3 cache side-channel attack. In USENIX Security Symposium(2014)."},{"key":"e_1_3_2_2_24_1","volume-title":"RAID(2016)","author":"Zhang T.","unstructured":"Zhang , T. , and et.al. Cloudradar: A real-time side-channel attack detection system in clouds . In RAID(2016) , Springer . Zhang, T., and et.al. Cloudradar: A real-time side-channel attack detection system in clouds. In RAID(2016), Springer."}],"event":{"name":"GLSVLSI '20: Great Lakes Symposium on VLSI 2020","location":"Virtual Event China","acronym":"GLSVLSI '20"},"container-title":["Proceedings of the 2020 on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3407586","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386263.3407586","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:25Z","timestamp":1750199905000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3407586"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,7]]},"references-count":24,"alternative-id":["10.1145\/3386263.3407586","10.1145\/3386263"],"URL":"https:\/\/doi.org\/10.1145\/3386263.3407586","relation":{},"subject":[],"published":{"date-parts":[[2020,9,7]]},"assertion":[{"value":"2020-09-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}