{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,20]],"date-time":"2026-04-20T10:04:43Z","timestamp":1776679483631,"version":"3.51.2"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T00:00:00Z","timestamp":1599436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Natural Science Foundation of China","award":["Grant 61774082 and Grant 61604068"],"award-info":[{"award-number":["Grant 61774082 and Grant 61604068"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,7]]},"DOI":"10.1145\/3386263.3407588","type":"proceedings-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:34:23Z","timestamp":1599255263000},"page":"265-270","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["In-Memory Computing: The Next-Generation AI Computing Paradigm"],"prefix":"10.1145","author":[{"given":"Yufei","family":"Ma","sequence":"first","affiliation":[{"name":"Nanjing University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Du","sequence":"additional","affiliation":[{"name":"Nanjing University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Du","sequence":"additional","affiliation":[{"name":"Nanjing University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Lin","sequence":"additional","affiliation":[{"name":"Nanjing University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhongfeng","family":"Wang","sequence":"additional","affiliation":[{"name":"Nanjing University, Nanjing , China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,9,7]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"Neural Inf. Process. Syst.","author":"Krizhevsky A.","year":"2012","unstructured":"A. Krizhevsky , I. Sutskever , and G. E. Hinton , \" ImageNet classification with deep convolutional neural networks,\" in Adv . Neural Inf. Process. Syst. , 2012 . A. Krizhevsky, I. Sutskever, and G. E. Hinton, \"ImageNet classification with deep convolutional neural networks,\" in Adv. Neural Inf. Process. Syst., 2012."},{"key":"e_1_3_2_2_2_1","volume-title":"Int. Conf. Learn. Represent. (ICLR)","author":"Simonyan K.","year":"2015","unstructured":"K. Simonyan and A. Zisserman , \" Very deep convolutional networks for large-scale image recognition,\" in Proc . Int. Conf. Learn. Represent. (ICLR) , 2015 . K. Simonyan and A. Zisserman, \"Very deep convolutional networks for large-scale image recognition,\" in Proc. Int. Conf. Learn. Represent. (ICLR), 2015."},{"key":"e_1_3_2_2_3_1","volume-title":"XNOR-Net: ImageNet classification using binary convolutional neural networks,\" in ECCV","author":"Rastegari M.","year":"2016","unstructured":"M. Rastegari , V. Ordonez , J. Redmon , and A. Farhadi , \" XNOR-Net: ImageNet classification using binary convolutional neural networks,\" in ECCV , 2016 . M. Rastegari, V. Ordonez, J. Redmon, and A. Farhadi, \"XNOR-Net: ImageNet classification using binary convolutional neural networks,\" in ECCV, 2016."},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2867275"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782087"},{"key":"e_1_3_2_2_7_1","volume-title":"A Fast, Reliable and Wide-Voltage-Range In-Memory Computing Architecture,\" in ACM\/IEEE Design Automation Conference (DAC)","author":"Simon W.","year":"2019","unstructured":"W. Simon , J. Galicia , A. Levisse , M. Zapater and D. Atienza , \" A Fast, Reliable and Wide-Voltage-Range In-Memory Computing Architecture,\" in ACM\/IEEE Design Automation Conference (DAC) , 2019 . W. Simon, J. Galicia, A. Levisse, M. Zapater and D. Atienza, \"A Fast, Reliable and Wide-Voltage-Range In-Memory Computing Architecture,\" in ACM\/IEEE Design Automation Conference (DAC), 2019."},{"key":"e_1_3_2_2_8_1","volume-title":"Sandwich-RAM: An Energy-Efficient In-Memory BWN Architecture with Pulse-Width Modulation,\" in IEEE ISSCC","author":"Yang J.","year":"2019","unstructured":"J. Yang , \" Sandwich-RAM: An Energy-Efficient In-Memory BWN Architecture with Pulse-Width Modulation,\" in IEEE ISSCC , 2019 . J. Yang et al., \"Sandwich-RAM: An Energy-Efficient In-Memory BWN Architecture with Pulse-Width Modulation,\" in IEEE ISSCC, 2019."},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2907488"},{"key":"e_1_3_2_2_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2952773"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2939682"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2963616"},{"key":"e_1_3_2_2_15_1","volume-title":"Symp. on Microarchitecture (MICRO)","author":"Li S.","year":"2017","unstructured":"S. Li , D. Niu , K. T. Malladi , H. Zheng , B. Brennan and Y. Xie , \" DRISA: A DRAM-based Reconfigurable In-Situ Accelerator,\" in IEEE\/ACM Int . Symp. on Microarchitecture (MICRO) , 2017 . S. Li, D. Niu, K. T. Malladi, H. Zheng, B. Brennan and Y. Xie, \"DRISA: A DRAM-based Reconfigurable In-Situ Accelerator,\" in IEEE\/ACM Int. Symp. on Microarchitecture (MICRO), 2017."},{"key":"e_1_3_2_2_16_1","volume-title":"A Logic Compatible 4T Dual Embedded DRAM Array for In-Memory Computation of Deep Neural Networks,\" in IEEE\/ACM ISLPED","author":"Yoo T.","year":"2019","unstructured":"T. Yoo , H. Kim , Q. Chen , T. T. Kim and B. Kim , \" A Logic Compatible 4T Dual Embedded DRAM Array for In-Memory Computation of Deep Neural Networks,\" in IEEE\/ACM ISLPED , 2019 . T. Yoo, H. Kim, Q. Chen, T. T. Kim and B. Kim, \"A Logic Compatible 4T Dual Embedded DRAM Array for In-Memory Computation of Deep Neural Networks,\" in IEEE\/ACM ISLPED, 2019."},{"key":"e_1_3_2_2_17_1","volume-title":"June","author":"Jeddeloh J.","year":"2012","unstructured":"J. Jeddeloh and B. Keeth , \" Hybrid Memory Cube New DRAM Architecture Increases Density and Performance,\" in VLSIT , June 2012 . J. Jeddeloh and B. Keeth, \"Hybrid Memory Cube New DRAM Architecture Increases Density and Performance,\" in VLSIT, June 2012."},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2934929"},{"key":"e_1_3_2_2_19_1","volume-title":"A 1Mb Multibit ReRAM Computing-In-Memory Macro with 14.6ns Parallel MAC Computing Time for CNN Based AI Edge Processors,\" in IEEE ISSCC","author":"Xue C.","year":"2019","unstructured":"C. Xue , \" A 1Mb Multibit ReRAM Computing-In-Memory Macro with 14.6ns Parallel MAC Computing Time for CNN Based AI Edge Processors,\" in IEEE ISSCC , 2019 . C. Xue et al., \"A 1Mb Multibit ReRAM Computing-In-Memory Macro with 14.6ns Parallel MAC Computing Time for CNN Based AI Edge Processors,\" in IEEE ISSCC, 2019."},{"key":"e_1_3_2_2_20_1","volume-title":"An MRAM-Based Deep In-Memory Architecture for Deep Neural Networks,\" in IEEE ISCAS","author":"Patil D.","year":"2019","unstructured":"D. Patil , , \" An MRAM-Based Deep In-Memory Architecture for Deep Neural Networks,\" in IEEE ISCAS , 2019 . D. Patil, et al., \"An MRAM-Based Deep In-Memory Architecture for Deep Neural Networks,\" in IEEE ISCAS, 2019."},{"key":"e_1_3_2_2_21_1","volume-title":"Model-based high-precision tuning of NOR flash memory cells for analog computing applications,\" in Device Research Conference (DRC)","author":"Bayat F. M.","year":"2016","unstructured":"F. M. Bayat , X. Guo , M. Klachko , N. Do , K. Likharev and D. Strukov , \" Model-based high-precision tuning of NOR flash memory cells for analog computing applications,\" in Device Research Conference (DRC) , Newark, DE , 2016 . F. M. Bayat, X. Guo, M. Klachko, N. Do, K. Likharev and D. Strukov, \"Model-based high-precision tuning of NOR flash memory cells for analog computing applications,\" in Device Research Conference (DRC), Newark, DE, 2016."},{"key":"e_1_3_2_2_22_1","first-page":"1","volume-title":"Chongqing","author":"Kang J. F.","year":"2019","unstructured":"J. F. Kang , P. Huang , R. Z. Han , Y. C. Xiang , X. L. Cui and X. Y. Liu , \" Flash-based Computing in-Memory Scheme for IOT,\" 2019 IEEE 13th International Conference on ASIC (ASICON) , Chongqing , China , 2019 , pp. 1 -- 4 . J. F. Kang, P. Huang, R. Z. Han, Y. C. Xiang, X. L. Cui and X. Y. Liu, \"Flash-based Computing in-Memory Scheme for IOT,\" 2019 IEEE 13th International Conference on ASIC (ASICON), Chongqing, China, 2019, pp. 1--4."},{"key":"e_1_3_2_2_23_1","first-page":"38","article-title":"Optimal Design Methods to Transform 3D NAND Flash into a High-Density, High-Bandwidth and Low-Power Nonvolatile Computing in Memory (nvCIM) Accelerator for Deep-Learning Neural Networks (DNN),\" in IEEE International Electron Devices Meeting (IEDM), San Francisco","author":"Lue H.","year":"2019","unstructured":"H. Lue , \" Optimal Design Methods to Transform 3D NAND Flash into a High-Density, High-Bandwidth and Low-Power Nonvolatile Computing in Memory (nvCIM) Accelerator for Deep-Learning Neural Networks (DNN),\" in IEEE International Electron Devices Meeting (IEDM), San Francisco , CA, USA , 2019 , pp. 38 .1.1--38.1.4. H. Lue et al., \"Optimal Design Methods to Transform 3D NAND Flash into a High-Density, High-Bandwidth and Low-Power Nonvolatile Computing in Memory (nvCIM) Accelerator for Deep-Learning Neural Networks (DNN),\" in IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2019, pp. 38.1.1--38.1.4.","journal-title":"CA, USA"},{"key":"e_1_3_2_2_24_1","first-page":"27","volume-title":"Seoul","author":"Chi P.","year":"2016","unstructured":"P. Chi : A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory,\" in ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA) , Seoul , 2016 , pp. 27 -- 39 . P. Chi et al., \"PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory,\" in ACM\/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA), Seoul, 2016, pp. 27--39."},{"key":"e_1_3_2_2_25_1","first-page":"175","volume-title":"IEEE Symposium on VLSI Technology","author":"Mochida R.","year":"2018","unstructured":"R. Mochida A 4M Synapses integrated Analog ReRAM based 66.5 TOPS\/W Neural-Network Processor with Cell Current Controlled Writing and Flexible Network Architecture,\" in IEEE Symposium on VLSI Technology , Honolulu, HI , 2018 , pp. 175 -- 176 . R. Mochida et al., \"A 4M Synapses integrated Analog ReRAM based 66.5 TOPS\/W Neural-Network Processor with Cell Current Controlled Writing and Flexible Network Architecture,\" in IEEE Symposium on VLSI Technology, Honolulu, HI, 2018, pp. 175--176."},{"key":"e_1_3_2_2_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"e_1_3_2_2_27_1","first-page":"794","volume-title":"Asia and South Pacific Design Automation Conference (ASP-DAC)","author":"H.","year":"2017","unstructured":"Huangfu, W.; Xia, L.; Cheng, M.; Yin, X.; Tang, T.; Li, B.; Chakrabarty, K.; Xie, Y.; Wang, Y.; Yang, H. Computation-oriented fault-tolerance schemes for RRAM computing systems . In Asia and South Pacific Design Automation Conference (ASP-DAC) , Chiba, Japan, 16- -19 January 2017 ; pp. 794 -- 799 Huangfu, W.; Xia, L.; Cheng, M.; Yin, X.; Tang, T.; Li, B.; Chakrabarty, K.; Xie, Y.; Wang, Y.; Yang, H. Computation-oriented fault-tolerance schemes for RRAM computing systems. In Asia and South Pacific Design Automation Conference (ASP-DAC), Chiba, Japan, 16--19 January 2017; pp. 794--799"},{"key":"e_1_3_2_2_28_1","first-page":"15","volume-title":"SPINDLE: SPINtronic Deep Learning Engine for large-scale neuromorphic computing,\" in 2014 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","author":"Ramasubramanian S. G.","year":"2014","unstructured":"S. G. Ramasubramanian , R. Venkatesan , M. Sharad , K. Roy and A. Raghunathan , \" SPINDLE: SPINtronic Deep Learning Engine for large-scale neuromorphic computing,\" in 2014 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED) , La Jolla, CA , 2014 , pp. 15 -- 20 . S. G. Ramasubramanian, R. Venkatesan, M. Sharad, K. Roy and A. Raghunathan, \"SPINDLE: SPINtronic Deep Learning Engine for large-scale neuromorphic computing,\" in 2014 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED), La Jolla, CA, 2014, pp. 15--20."},{"key":"e_1_3_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"issue":"11","key":"e_1_3_2_2_30_1","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TMAG.2018.2848625","article-title":"A Multilevel Cell STT-MRAM-Based Computing In-Memory Accelerator for Binary Convolutional Neural Network","volume":"54","author":"Pan Y.","year":"2018","unstructured":"Y. Pan , \" A Multilevel Cell STT-MRAM-Based Computing In-Memory Accelerator for Binary Convolutional Neural Network ,\" in IEEE Transactions on Magnetics , vol. 54 , no. 11 , pp. 1 -- 5 , Nov. 2018 , Art no. 9401305. Y. Pan et al., \"A Multilevel Cell STT-MRAM-Based Computing In-Memory Accelerator for Binary Convolutional Neural Network,\" in IEEE Transactions on Magnetics, vol. 54, no. 11, pp. 1--5, Nov. 2018, Art no. 9401305.","journal-title":"IEEE Transactions on Magnetics"},{"key":"e_1_3_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2015.2457243"},{"key":"e_1_3_2_2_32_1","doi-asserted-by":"crossref","unstructured":"Journal of Applied Physics 124.11( 2018 Tutorial: Brain-inspired computing using phase-change memory devices","DOI":"10.1063\/1.5042413"},{"key":"e_1_3_2_2_33_1","doi-asserted-by":"crossref","unstructured":"Journal of Physics D: Applied Physics. 2019 52 Computational phase-change memory: Beyond von Neumann computing","DOI":"10.1088\/1361-6463\/ab37b6"},{"key":"e_1_3_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614558"},{"key":"e_1_3_2_2_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2015.4"},{"key":"e_1_3_2_2_36_1","first-page":"89","article-title":"Neuromorphic computing using non-volatile memory","volume":"1","year":"2017","unstructured":"Burr, Geoffrey W., \" Neuromorphic computing using non-volatile memory .\" Advances in Physics: X 2 . 1 ( 2017 ): 89 -- 124 . Burr, Geoffrey W., et al. \"Neuromorphic computing using non-volatile memory.\" Advances in Physics: X 2.1(2017):89--124.","journal-title":"Advances in Physics: X 2"},{"key":"e_1_3_2_2_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510627"},{"key":"e_1_3_2_2_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2859237"}],"event":{"name":"GLSVLSI '20: Great Lakes Symposium on VLSI 2020","location":"Virtual Event China","acronym":"GLSVLSI '20"},"container-title":["Proceedings of the 2020 on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3407588","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386263.3407588","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:25Z","timestamp":1750199905000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3407588"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,7]]},"references-count":38,"alternative-id":["10.1145\/3386263.3407588","10.1145\/3386263"],"URL":"https:\/\/doi.org\/10.1145\/3386263.3407588","relation":{},"subject":[],"published":{"date-parts":[[2020,9,7]]},"assertion":[{"value":"2020-09-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}