{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T06:58:03Z","timestamp":1790837883163,"version":"4.1.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T00:00:00Z","timestamp":1599436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,7]]},"DOI":"10.1145\/3386263.3407649","type":"proceedings-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:34:23Z","timestamp":1599255263000},"page":"89-94","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":66,"title":["A Review of In-Memory Computing Architectures for Machine Learning Applications"],"prefix":"10.1145","author":[{"given":"Sathwika","family":"Bavikadi","sequence":"first","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Purab Ranjan","family":"Sutradhar","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology, Rochester, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Khaled N.","family":"Khasawneh","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amlan","family":"Ganguly","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology, Rochester, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sai Manoj","family":"Pudukotai Dinakarrao","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,9,7]]},"reference":[{"key":"e_1_3_2_2_1_1","volume-title":"BinaryNet: Training Deep Neural Networks with Weights and Activations Constrained to +1 or -1. ArXiv","author":"Courbariaux M","year":"2016","unstructured":"M Courbariaux and Yoshua Bengio. 2016. BinaryNet: Training Deep Neural Networks with Weights and Activations Constrained to +1 or -1. ArXiv ( 2016 ). M Courbariaux and Yoshua Bengio. 2016. BinaryNet: Training Deep Neural Networks with Weights and Activations Constrained to +1 or -1. ArXiv (2016)."},{"key":"e_1_3_2_2_2_1","volume-title":"An MRAM-Based Deep In-Memory Architecture for Deep Neural Networks. In IEEE International Symposium on Circuits and Systems.","author":"Patil A. D.","year":"2019","unstructured":"A. D. Patil 2019 a . An MRAM-Based Deep In-Memory Architecture for Deep Neural Networks. In IEEE International Symposium on Circuits and Systems. A. D. Patil et al. 2019 a. An MRAM-Based Deep In-Memory Architecture for Deep Neural Networks. In IEEE International Symposium on Circuits and Systems."},{"key":"e_1_3_2_2_3_1","volume-title":"2020 a. IMAC: In-Memory Multi-Bit Multiplication and ACcumulation in 6T SRAM Array","author":"Mustafa A","year":"2020","unstructured":"A Mustafa 2020 a. IMAC: In-Memory Multi-Bit Multiplication and ACcumulation in 6T SRAM Array . IEEE Transactions on Circuits and Systems I: Regular Papers ( 2020 ). A Mustafa et al. 2020 a. IMAC: In-Memory Multi-Bit Multiplication and ACcumulation in 6T SRAM Array. IEEE Transactions on Circuits and Systems I: Regular Papers (2020)."},{"key":"e_1_3_2_2_4_1","volume-title":"ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars. In ACM\/IEEE International Symposium on Computer Architecture (ISCA).","author":"Shafiee A.","year":"2016","unstructured":"A. Shafiee 2016 a. ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars. In ACM\/IEEE International Symposium on Computer Architecture (ISCA). A. Shafiee et al. 2016a. ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars. In ACM\/IEEE International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_2_5_1","volume-title":"Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks.","author":"Eckert C","year":"2018","unstructured":"C Eckert 2018 a. Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks. C Eckert et al. 2018a. Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks."},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"crossref","unstructured":"D. Patterson etal 1997. A case for intelligent RAM. IEEE Micro (1997).  D. Patterson et al. 1997. A case for intelligent RAM. IEEE Micro (1997).","DOI":"10.1109\/40.592312"},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"crossref","unstructured":"Kim etal 1999. Assessing Merged DRAM\/Logic Technology. Integr. VLSI J. (1999).  Kim et al. 1999. Assessing Merged DRAM\/Logic Technology. Integr. VLSI J. (1999).","DOI":"10.1016\/S0167-9260(99)00006-1"},{"key":"e_1_3_2_2_8_1","volume-title":"PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning. In IEEE Int. Symp. on High Performance Computer Architecture (HPCA).","author":"Song L.","year":"2017","unstructured":"L. Song 2017 a. PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning. In IEEE Int. Symp. on High Performance Computer Architecture (HPCA). L. Song et al. 2017a. PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning. In IEEE Int. Symp. on High Performance Computer Architecture (HPCA)."},{"key":"e_1_3_2_2_9_1","volume-title":"Proceedings of the 28th International Conference on Neural Information Processing Systems.","author":"M","unstructured":"M Courbariaux et al. 2015a. BinaryConnect: Training Deep Neural Networks with Binary Weights during Propagations . In Proceedings of the 28th International Conference on Neural Information Processing Systems. M Courbariaux et al. 2015a. BinaryConnect: Training Deep Neural Networks with Binary Weights during Propagations. In Proceedings of the 28th International Conference on Neural Information Processing Systems."},{"key":"e_1_3_2_2_10_1","volume-title":"ResCoNN: Resource-Efficient FPGA-Accelerated CNN for Traffic Sign Classification. In Int. Green and Sustainable Computing Conf.","author":"Lechner M.","year":"2019","unstructured":"M. Lechner 2019 b . ResCoNN: Resource-Efficient FPGA-Accelerated CNN for Traffic Sign Classification. In Int. Green and Sustainable Computing Conf. M. Lechner et al. 2019 b. ResCoNN: Resource-Efficient FPGA-Accelerated CNN for Traffic Sign Classification. In Int. Green and Sustainable Computing Conf."},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"crossref","unstructured":"M Rastegari etal 2016b. XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks.  M Rastegari et al. 2016b. XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks.","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"crossref","unstructured":"M. Wess etal 2018b. Weighted Quantization-Regularization in DNNs for Weight Memory Minimization Toward HW Implementation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2018).  M. Wess et al. 2018b. Weighted Quantization-Regularization in DNNs for Weight Memory Minimization Toward HW Implementation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2018).","DOI":"10.1109\/TCAD.2018.2857080"},{"key":"e_1_3_2_2_13_1","volume-title":"IEEE European Modelling Symposium (EMS)","year":"2015","unstructured":"Nima Taherinejad et al. 2015b. Memristors' Potential for Multi-bit Storage and Pattern Learning . IEEE European Modelling Symposium (EMS) ( 2015 ). Nima Taherinejad et al. 2015b. Memristors' Potential for Multi-bit Storage and Pattern Learning. IEEE European Modelling Symposium (EMS) (2015)."},{"key":"e_1_3_2_2_14_1","volume-title":"PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory. In ACM\/IEEE International Symposium on Computer Architecture (ISCA).","author":"Chi P.","year":"2016","unstructured":"P. Chi 2016 c. PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory. In ACM\/IEEE International Symposium on Computer Architecture (ISCA). P. Chi et al. 2016c. PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory. In ACM\/IEEE International Symposium on Computer Architecture (ISCA)."},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196029"},{"key":"e_1_3_2_2_16_1","volume-title":"LAcc: Exploiting Lookup Table-based Fast and Accurate Vector Multiplication in DRAM-based CNN Accelerator. In ACM\/IEEE Design Automation Conference (DAC).","author":"Deng Q.","year":"2019","unstructured":"Q. Deng 2019 c . LAcc: Exploiting Lookup Table-based Fast and Accurate Vector Multiplication in DRAM-based CNN Accelerator. In ACM\/IEEE Design Automation Conference (DAC). Q. Deng et al. 2019 c. LAcc: Exploiting Lookup Table-based Fast and Accurate Vector Multiplication in DRAM-based CNN Accelerator. In ACM\/IEEE Design Automation Conference (DAC)."},{"key":"e_1_3_2_2_17_1","volume-title":"YodaNN: An Ultra-Low Power Convolutional Neural Network Accelerator Based on Binary Weights. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI).","author":"Andri R.","year":"2016","unstructured":"R. Andri 2016 d . YodaNN: An Ultra-Low Power Convolutional Neural Network Accelerator Based on Binary Weights. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI). R. Andri et al. 2016 d. YodaNN: An Ultra-Low Power Convolutional Neural Network Accelerator Based on Binary Weights. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI)."},{"key":"e_1_3_2_2_18_1","volume-title":"Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs. In ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays.","author":"R","unstructured":"R Zhao et al. 2017b . Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs. In ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. R Zhao et al. 2017b. Accelerating Binarized Convolutional Neural Networks with Software-Programmable FPGAs. In ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays."},{"key":"e_1_3_2_2_19_1","volume-title":"CMP-PIM: An Energy-Efficient Comparator-based Processing-In-Memory Neural Network Accelerator. In ACM\/ESDA\/IEEE Design Automation Conference (DAC).","author":"Angizi S.","year":"2018","unstructured":"S. Angizi 2018 d . CMP-PIM: An Energy-Efficient Comparator-based Processing-In-Memory Neural Network Accelerator. In ACM\/ESDA\/IEEE Design Automation Conference (DAC). S. Angizi et al. 2018 d. CMP-PIM: An Energy-Efficient Comparator-based Processing-In-Memory Neural Network Accelerator. In ACM\/ESDA\/IEEE Design Automation Conference (DAC)."},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297291"},{"key":"e_1_3_2_2_21_1","volume-title":"2020 b. MRIMA: An MRAM-Based In-Memory Accelerator","author":"Angizi S.","year":"2020","unstructured":"S. Angizi 2020 b. MRIMA: An MRAM-Based In-Memory Accelerator . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ( 2020 ). S. Angizi et al. 2020 b. MRIMA: An MRAM-Based In-Memory Accelerator. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2020)."},{"key":"e_1_3_2_2_22_1","volume-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD).","author":"Lu S.","year":"2012","unstructured":"S. Lu 2012 . Scaling the \"Memory Wall\": Designer track . In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). S. Lu et al. 2012. Scaling the \"Memory Wall\": Designer track. In IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)."},{"key":"e_1_3_2_2_23_1","volume-title":"DRISA: A DRAM-Based Reconfigurable In-Situ Accelerator. In IEEE\/ACM International Symposium on Microarchitecture.","author":"S","unstructured":"S Li et al. 2017c . DRISA: A DRAM-Based Reconfigurable In-Situ Accelerator. In IEEE\/ACM International Symposium on Microarchitecture. S Li et al. 2017c. DRISA: A DRAM-Based Reconfigurable In-Situ Accelerator. In IEEE\/ACM International Symposium on Microarchitecture."},{"key":"e_1_3_2_2_24_1","volume-title":"SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator. In IEEE\/ACM International Symposium on Microarchitecture (MICRO).","author":"Li S.","year":"2018","unstructured":"S. Li 2018 f . SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator. In IEEE\/ACM International Symposium on Microarchitecture (MICRO). S. Li et al. 2018 f. SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator. In IEEE\/ACM International Symposium on Microarchitecture (MICRO)."},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"crossref","unstructured":"S. M. P. Dinakarrao etal 2017. A Scalable Network-on-Chip Microprocessor With 2.5D Integrated Memory and Accelerator. IEEE Transactions on Circuits and Systems I: Regular Papers (2017).  S. M. P. Dinakarrao et al. 2017. A Scalable Network-on-Chip Microprocessor With 2.5D Integrated Memory and Accelerator. IEEE Transactions on Circuits and Systems I: Regular Papers (2017).","DOI":"10.1109\/TCSI.2016.2647322"},{"key":"e_1_3_2_2_26_1","volume-title":"2020 c. XNOR-SRAM: In-Memory Computing SRAM Macro for Binary\/Ternary Deep Neural Networks","author":"Yin S.","year":"2020","unstructured":"S. Yin 2020 c. XNOR-SRAM: In-Memory Computing SRAM Macro for Binary\/Ternary Deep Neural Networks . IEEE Journal of Solid-State Circuits ( 2020 ). S. Yin et al. 2020 c. XNOR-SRAM: In-Memory Computing SRAM Macro for Binary\/Ternary Deep Neural Networks. IEEE Journal of Solid-State Circuits (2020)."},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858419"},{"key":"e_1_3_2_2_28_1","volume-title":"Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology. IEEE\/ACM International Symposium on Microarchitecture (MICRO)","author":"V","year":"2017","unstructured":"V Seshadri et al. 2017b . Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology. IEEE\/ACM International Symposium on Microarchitecture (MICRO) ( 2017 ). V Seshadri et al. 2017b. Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology. IEEE\/ACM International Symposium on Microarchitecture (MICRO) (2017)."},{"key":"e_1_3_2_2_29_1","volume-title":"AtomLayer: A Universal ReRAM-Based CNN Accelerator with Atomic Layer Computation. In ACM\/ESDA\/IEEE Design Automation Conference (DAC).","author":"Qiao X.","year":"2018","unstructured":"X. Qiao 2018 g . AtomLayer: A Universal ReRAM-Based CNN Accelerator with Atomic Layer Computation. In ACM\/ESDA\/IEEE Design Automation Conference (DAC). X. Qiao et al. 2018 g. AtomLayer: A Universal ReRAM-Based CNN Accelerator with Atomic Layer Computation. In ACM\/ESDA\/IEEE Design Automation Conference (DAC)."},{"key":"e_1_3_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342235"},{"key":"e_1_3_2_2_31_1","volume-title":"2018 i. A Multilevel Cell STT-MRAM-Based Computing In-Memory Accelerator for Binary Convolutional Neural Network","author":"Pan Y.","year":"2018","unstructured":"Y. Pan 2018 i. A Multilevel Cell STT-MRAM-Based Computing In-Memory Accelerator for Binary Convolutional Neural Network . IEEE Transactions on Magnetics ( 2018 ). Y. Pan et al. 2018 i. A Multilevel Cell STT-MRAM-Based Computing In-Memory Accelerator for Binary Convolutional Neural Network. IEEE Transactions on Magnetics (2018)."},{"key":"e_1_3_2_2_32_1","volume-title":"Energy Efficient In-Memory Binary Deep Neural Network Accelerator with Dual-Mode SOT-MRAM. In IEEE International Conference on Computer Design (ICCD).","author":"Fan D.","unstructured":"D. Fan and S. Angizi . 2017 . Energy Efficient In-Memory Binary Deep Neural Network Accelerator with Dual-Mode SOT-MRAM. In IEEE International Conference on Computer Design (ICCD). D. Fan and S. Angizi. 2017. Energy Efficient In-Memory Binary Deep Neural Network Accelerator with Dual-Mode SOT-MRAM. In IEEE International Conference on Computer Design (ICCD)."},{"key":"e_1_3_2_2_33_1","volume-title":"Ternary Weight Networks. CoRR","year":"2016","unstructured":"Fengfu Li and Bin Liu. 2016. Ternary Weight Networks. CoRR ( 2016 ). Fengfu Li and Bin Liu. 2016. Ternary Weight Networks. CoRR (2016)."}],"event":{"name":"GLSVLSI '20: Great Lakes Symposium on VLSI 2020","location":"Virtual Event China","acronym":"GLSVLSI '20"},"container-title":["Proceedings of the 2020 on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3407649","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386263.3407649","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:25Z","timestamp":1750199905000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3407649"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,7]]},"references-count":33,"alternative-id":["10.1145\/3386263.3407649","10.1145\/3386263"],"URL":"https:\/\/doi.org\/10.1145\/3386263.3407649","relation":{},"subject":[],"published":{"date-parts":[[2020,9,7]]},"assertion":[{"value":"2020-09-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}