{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,16]],"date-time":"2026-10-16T21:22:51Z","timestamp":1792185771461,"version":"4.4.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T00:00:00Z","timestamp":1599436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,7]]},"DOI":"10.1145\/3386263.3407655","type":"proceedings-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:34:20Z","timestamp":1599255260000},"page":"217-222","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["On Designing Secure and Robust Scan Chain for Protecting Obfuscated Logic"],"prefix":"10.1145","author":[{"given":"Hadi M.","family":"Kamali","sequence":"first","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kimia Z.","family":"Azar","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[{"name":"University of California, Davis, Davis, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Avesta","family":"Sasan","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,9,7]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"A. Yeh. 2012. Trends in the Global IC Design Service Market. DIGITIMES.  A. Yeh. 2012. Trends in the Global IC Design Service Market. DIGITIMES."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317831"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"H. Zhou etal 2017. CycSAT: SAT-based Attack on Cyclic Logic Encryptions. Int'l Conf. on CAD (ICCAD). IEEE. 49--56.  H. Zhou et al. 2017. CycSAT: SAT-based Attack on Cyclic Logic Encryptions. Int'l Conf. on CAD (ICCAD). IEEE. 49--56.","DOI":"10.1109\/ICCAD.2017.8203759"},{"key":"e_1_3_2_1_4_1","volume-title":"Security Analysis of Logic Obfuscation. Design Automation Conf. (DAC). 83--89","author":"Rajendran J.","year":"2012","unstructured":"J. Rajendran 2012 . Security Analysis of Logic Obfuscation. Design Automation Conf. (DAC). 83--89 . J. Rajendran et al. 2012. Security Analysis of Logic Obfuscation. Design Automation Conf. (DAC). 83--89."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060458"},{"key":"e_1_3_2_1_7_1","volume-title":"Automation & Test in Europe Conf. (DATE). 534--539","author":"Shamsi K.","year":"2019","unstructured":"K. Shamsi 2019 . KC2: Key-condition Crunching for Sequential Circuit Deobfuscation. Design , Automation & Test in Europe Conf. (DATE). 534--539 . K. Shamsi et al. 2019. KC2: Key-condition Crunching for Sequential Circuit Deobfuscation. Design, Automation & Test in Europe Conf. (DATE). 534--539."},{"key":"e_1_3_2_1_8_1","volume-title":"COMA: Communication and Obfuscation Management Architecture. Int'l Symp. on Research in Attacks, Intrusions and Defenses (RAID). 181--195.","author":"Azar K. Z.","year":"2019","unstructured":"K. Z. Azar 2019 . COMA: Communication and Obfuscation Management Architecture. Int'l Symp. on Research in Attacks, Intrusions and Defenses (RAID). 181--195. K. Z. Azar et al. 2019. COMA: Communication and Obfuscation Management Architecture. Int'l Symp. on Research in Attacks, Intrusions and Defenses (RAID). 181--195."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"K. Z. Azar etal 2019. SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks. IACR Trans. on Cryptographic Hardware and Embedded Systems (CHES). 97--122.  K. Z. Azar et al. 2019. SMT attack: Next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks. IACR Trans. on Cryptographic Hardware and Embedded Systems (CHES). 97--122.","DOI":"10.46586\/tches.v2019.i1.97-122"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287693"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"M. El Massad etal 2015. Integrated Circuit (IC) Decamouflaging: Reverse Engineering Camouflaged ICs within Minutes. NDSS. 1--14.  M. El Massad et al. 2015. Integrated Circuit (IC) Decamouflaging: Reverse Engineering Camouflaged ICs within Minutes. NDSS. 1--14.","DOI":"10.14722\/ndss.2015.23218"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"M. El Massad etal 2017. Reverse Engineering Camouflaged Sequential Circuits without Scan Access. Int'l Conf. on CAD (ICCAD). 33--40.  M. El Massad et al. 2017. Reverse Engineering Camouflaged Sequential Circuits without Scan Access. Int'l Conf. on CAD (ICCAD). 33--40.","DOI":"10.1109\/ICCAD.2017.8203757"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"e_1_3_2_1_14_1","volume-title":"Mat: On the Inappropriate Security Assumption of Logic Locking Schemes. Int'l Symp. on Hardware Oriented Security and Trust (HOST). 1--10.","author":"Rahman M. T.","year":"2018","unstructured":"M. T. Rahman 2018 . The Key is Left under the Mat: On the Inappropriate Security Assumption of Logic Locking Schemes. Int'l Symp. on Hardware Oriented Security and Trust (HOST). 1--10. M. T. Rahman et al. 2018. The Key is Left under the Mat: On the Inappropriate Security Assumption of Logic Locking Schemes. Int'l Symp. on Hardware Oriented Security and Trust (HOST). 1--10."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"N. Limaye etal 2019. Is Robust Design-for-Security Robust Enough? Attack on Locked Circuits with Restricted Scan Chain Access. Int'l Conf. on CAD (ICCAD). 1--8.  N. Limaye et al. 2019. Is Robust Design-for-Security Robust Enough? Attack on Locked Circuits with Restricted Scan Chain Access. Int'l Conf. on CAD (ICCAD). 1--8.","DOI":"10.1109\/ICCAD45719.2019.8942047"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"P. Subramanyan etal 2015. Evaluating the Security of Logic Encryption Algorithms. Int'l Symp. on Hardware Oriented Security and Trust (HOST). 137--143.  P. Subramanyan et al. 2015. Evaluating the Security of Logic Encryption Algorithms. Int'l Symp. on Hardware Oriented Security and Trust (HOST). 137--143.","DOI":"10.1109\/HST.2015.7140252"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"P. Tuyls etal 2006. Read-proof Hardware from Protective Coatings. Int'l Workshop on Cryptographic Hardware and Embedded Systems (CHES). 369--383.  P. Tuyls et al. 2006. Read-proof Hardware from Protective Coatings. Int'l Workshop on Cryptographic Hardware and Embedded Systems (CHES). 369--383.","DOI":"10.1007\/11894063_29"},{"key":"e_1_3_2_1_19_1","unstructured":"R. Karmakar etal 2018. Encrypt flip-flop: A Novel Logic Encryption Technique for Sequential Circuits. arXiv preprint arXiv:1801.04961.  R. Karmakar et al. 2018. Encrypt flip-flop: A Novel Logic Encryption Technique for Sequential Circuits. arXiv preprint arXiv:1801.04961."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/VTS48691.2020.9107629"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797019"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"W. Wang etal 2019. A Secure DFT Architecture Protecting Crypto Chips Against Scan-Based Attacks. IEEE Access 7. 22206--22213.  W. Wang et al. 2019. A Secure DFT Architecture Protecting Crypto Chips Against Scan-Based Attacks. IEEE Access 7. 22206--22213.","DOI":"10.1109\/ACCESS.2019.2898447"},{"key":"e_1_3_2_1_23_1","first-page":"9","article-title":"Secure Scan and Test using Obfuscation throughout Supply Chain","volume":"37","author":"Wang X.","year":"2017","unstructured":"X. Wang 2017 . Secure Scan and Test using Obfuscation throughout Supply Chain . IEEE Trans. on CAD 37 , 9 . 1867--1880. X. Wang et al. 2017. Secure Scan and Test using Obfuscation throughout Supply Chain. IEEE Trans. on CAD 37, 9. 1867--1880.","journal-title":"IEEE Trans. on CAD"},{"key":"e_1_3_2_1_24_1","volume-title":"Design Automation Conf. (DAC). 9.","author":"Xie Y.","unstructured":"Y. Xie , and A. Srivastava . 2017. Delay Locking: Security Enhancement of Logic Locking against IC Counterfeiting and Overproduction . Design Automation Conf. (DAC). 9. Y. Xie, and A. Srivastava. 2017. Delay Locking: Security Enhancement of Logic Locking against IC Counterfeiting and Overproduction. Design Automation Conf. (DAC). 9."}],"event":{"name":"GLSVLSI '20: Great Lakes Symposium on VLSI 2020","location":"Virtual Event China","acronym":"GLSVLSI '20"},"container-title":["Proceedings of the 2020 on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3407655","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386263.3407655","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:25Z","timestamp":1750199905000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3407655"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,7]]},"references-count":24,"alternative-id":["10.1145\/3386263.3407655","10.1145\/3386263"],"URL":"https:\/\/doi.org\/10.1145\/3386263.3407655","relation":{},"subject":[],"published":{"date-parts":[[2020,9,7]]},"assertion":[{"value":"2020-09-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}