{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,29]],"date-time":"2026-08-29T15:34:26Z","timestamp":1788017666967,"version":"build-2784847793"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T00:00:00Z","timestamp":1599436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,7]]},"DOI":"10.1145\/3386263.3409103","type":"proceedings-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:34:20Z","timestamp":1599255260000},"page":"1-8","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":5,"title":["Deep Learning Processors for On-Device Intelligence"],"prefix":"10.1145","author":[{"given":"Hoi-Jun","family":"Yoo","sequence":"first","affiliation":[{"name":"Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Republic of Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,9,7]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","article-title":"In-Datacenter Performance Analysis of a Tensor Processing Unit","volume":"17","author":"Jouppi N. P.","year":"2017","unstructured":"N. P. Jouppi , \" In-Datacenter Performance Analysis of a Tensor Processing Unit ,\" ISCA , Vol. 17 1 -- 12 , 2017 . N. P. Jouppi et al., \"In-Datacenter Performance Analysis of a Tensor Processing Unit,\" ISCA, Vol. 17 1--12, 2017.","journal-title":"ISCA"},{"key":"e_1_3_2_1_2_1","unstructured":"NVIDIA Corporation \"Tesla V100 Data Center GPU \" 2017. Available at: https:\/\/www.nvidia.com\/en-us\/data-center\/tesla-v100\/  NVIDIA Corporation \"Tesla V100 Data Center GPU \" 2017. Available at: https:\/\/www.nvidia.com\/en-us\/data-center\/tesla-v100\/"},{"key":"e_1_3_2_1_3_1","unstructured":"MIT Technology Review \"On-Device Processing and AI Go Hand-in-Hand \" 2018. Available at: https:\/\/www.technologyreview.com\/s\/610421\/on-device-processing-and-ai-go-hand-in-hand\/  MIT Technology Review \"On-Device Processing and AI Go Hand-in-Hand \" 2018. Available at: https:\/\/www.technologyreview.com\/s\/610421\/on-device-processing-and-ai-go-hand-in-hand\/"},{"key":"e_1_3_2_1_4_1","first-page":"34","article-title":"SkyLake-SP: A 14nm 28-Core Xeon\u00ae Processor","author":"Tam S. M.","year":"2018","unstructured":"S. M. Tam , \" SkyLake-SP: A 14nm 28-Core Xeon\u00ae Processor ,\" ISSCC , pp. 34 -- 36 , 2018 . S. M. Tam et al., \"SkyLake-SP: A 14nm 28-Core Xeon\u00ae Processor,\" ISSCC, pp. 34--36, 2018.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_5_1","volume-title":"Shufflenet: An Extremely Efficient Convolutional Neural Network for Mobile Devices,\" arXiv, 1707.01083","author":"Zhang X.","year":"2017","unstructured":"X. Zhang , \" Shufflenet: An Extremely Efficient Convolutional Neural Network for Mobile Devices,\" arXiv, 1707.01083 , 2017 . X. Zhang et al., \"Shufflenet: An Extremely Efficient Convolutional Neural Network for Mobile Devices,\" arXiv, 1707.01083, 2017."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"e_1_3_2_1_7_1","first-page":"609","article-title":"DaDianNao: A Machine-Learning Supercomputer","author":"Chen Y.","year":"2014","unstructured":"Y. Chen , \" DaDianNao: A Machine-Learning Supercomputer ,\" MICRO , pp. 609 -- 622 , 2014 . Y. Chen et al., \"DaDianNao: A Machine-Learning Supercomputer,\" MICRO, pp. 609--622, 2014.","journal-title":"MICRO"},{"issue":"2","key":"e_1_3_2_1_8_1","first-page":"27","article-title":"SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks","volume":"45","year":"2017","unstructured":"Parashar , \" SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks ,\" ISCA , Vol. 45 , No. 2 , pp. 27 -- 40 , 2017 . Parashar et al., \"SCNN: An Accelerator for Compressed-sparse Convolutional Neural Networks,\" ISCA, Vol. 45, No. 2, pp. 27--40, 2017.","journal-title":"ISCA"},{"key":"e_1_3_2_1_9_1","first-page":"13","article-title":"SCALEDEEP: A Scalable Compute Architecture for Learning and Evaluating Deep Networks","author":"Venkataramani S.","year":"2017","unstructured":"S. Venkataramani , \" SCALEDEEP: A Scalable Compute Architecture for Learning and Evaluating Deep Networks ,\" ISCA , pp. 13 -- 26 , 2017 . S. Venkataramani et al., \"SCALEDEEP: A Scalable Compute Architecture for Learning and Evaluating Deep Networks,\" ISCA, pp. 13--26, 2017.","journal-title":"ISCA"},{"key":"e_1_3_2_1_10_1","unstructured":"S. Han \"Accelerating Inference at the Edge \" Hotchips tutorial 2018  S. Han \"Accelerating Inference at the Edge \" Hotchips tutorial 2018"},{"key":"e_1_3_2_1_11_1","volume-title":"Mobilenets: Efficient Convolutional Neural Networks for Mobile Vision Applications,\" arXiv, 1704.04861","year":"2017","unstructured":"Howard , \" Mobilenets: Efficient Convolutional Neural Networks for Mobile Vision Applications,\" arXiv, 1704.04861 , 2017 . Howard et al., \"Mobilenets: Efficient Convolutional Neural Networks for Mobile Vision Applications,\" arXiv, 1704.04861, 2017."},{"key":"e_1_3_2_1_12_1","volume-title":"Inverted Residuals and Linear Bottlenecks: Mobile Networks for Classification, Detection and Segmentation,\" arXiv","author":"Sandler M.","year":"1801","unstructured":"M. Sandler , \" Inverted Residuals and Linear Bottlenecks: Mobile Networks for Classification, Detection and Segmentation,\" arXiv , 1801 .04381, 2018. M. Sandler et al., \"Inverted Residuals and Linear Bottlenecks: Mobile Networks for Classification, Detection and Segmentation,\" arXiv, 1801.04381, 2018."},{"key":"e_1_3_2_1_13_1","volume-title":"Squeezenet: Alexnet-Level Accuracy with 50x Fewer Parameters and \u0258.5MB Model Size,\" arXiv, 1602.07360","author":"Iandola F. N.","year":"2016","unstructured":"F. N. Iandola , \" Squeezenet: Alexnet-Level Accuracy with 50x Fewer Parameters and \u0258.5MB Model Size,\" arXiv, 1602.07360 , 2016 . F. N. Iandola et al., \"Squeezenet: Alexnet-Level Accuracy with 50x Fewer Parameters and \u0258.5MB Model Size,\" arXiv, 1602.07360, 2016."},{"key":"e_1_3_2_1_14_1","volume-title":"Very Deep Convolutional Networks for Large-Scale Image Recognition,\" arXiv, 1409.1556","author":"Simonyan K.","year":"2015","unstructured":"K. Simonyan , \" Very Deep Convolutional Networks for Large-Scale Image Recognition,\" arXiv, 1409.1556 , 2015 . K. Simonyan et al., \"Very Deep Convolutional Networks for Large-Scale Image Recognition,\" arXiv, 1409.1556, 2015."},{"key":"e_1_3_2_1_15_1","volume-title":"Symp. on VLSI Technology and Circuits","author":"Yoo H. J.","year":"2017","unstructured":"H. J. Yoo , \"Mobile\/Embedded DNN and AI SoCs ,\" Symp. on VLSI Technology and Circuits , Short Couse , June 2017 . H. J. Yoo, \"Mobile\/Embedded DNN and AI SoCs,\" Symp. on VLSI Technology and Circuits, Short Couse, June 2017."},{"key":"e_1_3_2_1_16_1","first-page":"237","article-title":"A 21mW Low-Power Recurrent Neural Network Accelerator with Quantization Tables for Embedded Deep Learning Applications","author":"Lee J.","year":"2017","unstructured":"J. Lee , \" A 21mW Low-Power Recurrent Neural Network Accelerator with Quantization Tables for Embedded Deep Learning Applications ,\" A-SSCC , pp. 237 -- 240 , 2017 . J. Lee et al., \"A 21mW Low-Power Recurrent Neural Network Accelerator with Quantization Tables for Embedded Deep Learning Applications,\" A-SSCC, pp. 237--240, 2017.","journal-title":"A-SSCC"},{"key":"e_1_3_2_1_17_1","first-page":"248","article-title":"A 0.62mW Ultra-Low-Power Convolutional-Neural-Network Face-Recognition Processor and a CIS Integrated with Always-On Haar-Like face Detector","author":"Bong K.","year":"2017","unstructured":"K. Bong , \" A 0.62mW Ultra-Low-Power Convolutional-Neural-Network Face-Recognition Processor and a CIS Integrated with Always-On Haar-Like face Detector ,\" ISSCC , pp. 248 -- 249 , 2017 . K. Bong et al., \"A 0.62mW Ultra-Low-Power Convolutional-Neural-Network Face-Recognition Processor and a CIS Integrated with Always-On Haar-Like face Detector,\" ISSCC, pp. 248--249, 2017.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_18_1","volume-title":"Binaryconnect: Training Deep Neural Networks with Binary Weights During Propagations,\" arXiv, 1511.00363","author":"Courbariaux M.","year":"2015","unstructured":"M. Courbariaux , \" Binaryconnect: Training Deep Neural Networks with Binary Weights During Propagations,\" arXiv, 1511.00363 , 2015 . M. Courbariaux et al., \"Binaryconnect: Training Deep Neural Networks with Binary Weights During Propagations,\" arXiv, 1511.00363, 2015."},{"key":"e_1_3_2_1_19_1","first-page":"240","article-title":"DNPU","author":"Shin D.","year":"2017","unstructured":"D. Shin , \" DNPU : An 8.1TOPS\/W Reconfigurable CNN-RNN Processor for General-Purpose Deep Neural Networks,\" ISSCC , pp. 240 -- 241 , 2017 . D. Shin et al., \"DNPU: An 8.1TOPS\/W Reconfigurable CNN-RNN Processor for General-Purpose Deep Neural Networks,\" ISSCC, pp. 240--241, 2017.","journal-title":"An 8.1TOPS\/W Reconfigurable CNN-RNN Processor for General-Purpose Deep Neural Networks,\" ISSCC"},{"key":"e_1_3_2_1_20_1","first-page":"26","volume-title":"Symp. on VLSI Circuits","author":"Yin S.","year":"2017","unstructured":"S. Yin A 1.06-to-5.09 TOPS\/W Reconfigurable Hybrid-Neural-Network Processor for Deep Learning Applications,\" Symp. on VLSI Circuits , pp. 26 -- 27 , 2017 . S. Yin et al., \"A 1.06-to-5.09 TOPS\/W Reconfigurable Hybrid-Neural-Network Processor for Deep Learning Applications,\" Symp. on VLSI Circuits, pp. 26--27, 2017."},{"key":"e_1_3_2_1_21_1","first-page":"24 216","volume-title":"On VLSI Circuits","author":"Ando K.","year":"2017","unstructured":"K. Ando : A 13-Layer 4.2K Neuron\/0.8 M Synapse Binary\/Ternary Reconfigurable In-Memory Deep Neural Network Accelerator in 65nm CMOS,\" Symp . On VLSI Circuits , pp. 24 -- 25 , 2017 .K. Ueyoshi et al, \"QUEST: A 7.49 TOPS multi-purpose log-quantized inference engine stacked on 96 MB 3D SRAM using inductive coupling technology in 40 nm CMOS\", ISSCC , pp. 216 -- 218 , 2018. K. Ando et al., \"BRein Memory: A 13-Layer 4.2K Neuron\/0.8 M Synapse Binary\/Ternary Reconfigurable In-Memory Deep Neural Network Accelerator in 65nm CMOS,\" Symp. On VLSI Circuits, pp. 24--25, 2017.K. Ueyoshi et al, \"QUEST: A 7.49 TOPS multi-purpose log-quantized inference engine stacked on 96 MB 3D SRAM using inductive coupling technology in 40 nm CMOS\", ISSCC, pp.216--218, 2018."},{"key":"e_1_3_2_1_22_1","first-page":"218","article-title":"UNPU","author":"Lee J.","year":"2018","unstructured":"J. Lee , \" UNPU : A 50.6TOPS\/W Unified Deep Neural Network Accelerator with 1b-to-16b Fully-Variable Weight Bit-Precision,\" ISSCC , pp. 218 -- 219 , 2018 . J. Lee et al., \"UNPU: A 50.6TOPS\/W Unified Deep Neural Network Accelerator with 1b-to-16b Fully-Variable Weight Bit-Precision,\" ISSCC, pp. 218--219, 2018.","journal-title":"A 50.6TOPS\/W Unified Deep Neural Network Accelerator with 1b-to-16b Fully-Variable Weight Bit-Precision,\" ISSCC"},{"key":"e_1_3_2_1_23_1","volume-title":"Symp. on VLSI Circuits","author":"Lee J.","year":"2019","unstructured":"J. Lee A Full HD 60 fps CNN Super Resolution Processor with Selective Caching based Layer Fusion for Mobile Devices,\" Symp. on VLSI Circuits , 2019 . J. Lee et al., \"A Full HD 60 fps CNN Super Resolution Processor with Selective Caching based Layer Fusion for Mobile Devices,\" Symp. on VLSI Circuits, 2019."},{"key":"e_1_3_2_1_24_1","volume-title":"GANPU: A 135TFLOPS\/W Multi-DNN Training Processor for GANs with Speculative Dual-Sparsity Exploitation,\" ISSCC","author":"Kang S.","year":"2020","unstructured":"S. Kang , \" GANPU: A 135TFLOPS\/W Multi-DNN Training Processor for GANs with Speculative Dual-Sparsity Exploitation,\" ISSCC , 2020 . S. Kang et al., \"GANPU: A 135TFLOPS\/W Multi-DNN Training Processor for GANs with Speculative Dual-Sparsity Exploitation,\" ISSCC, 2020."},{"key":"e_1_3_2_1_25_1","first-page":"244","article-title":"Strategies for Re-Training a Pruned Neural Network in an Edge Computing Paradigm","author":"Chandakkar P. S.","year":"2017","unstructured":"P. S. Chandakkar , Y. Li , P. L. K. Ding and B. Li , \" Strategies for Re-Training a Pruned Neural Network in an Edge Computing Paradigm ,\" IEEE EDGE , pp. 244 -- 247 , 2017 . P. S. Chandakkar, Y. Li, P. L. K. Ding and B. Li, \"Strategies for Re-Training a Pruned Neural Network in an Edge Computing Paradigm,\" IEEE EDGE, pp. 244--247, 2017.","journal-title":"IEEE EDGE"},{"key":"e_1_3_2_1_26_1","volume-title":"Federated learning: Strategies for Improving Communication Efficiency,\" arXiv, 1610.05492","author":"Konecny J.","year":"2016","unstructured":"J. Konecny , \" Federated learning: Strategies for Improving Communication Efficiency,\" arXiv, 1610.05492 , 2016 . J. Konecny et al., \"Federated learning: Strategies for Improving Communication Efficiency,\" arXiv, 1610.05492, 2016."},{"key":"e_1_3_2_1_27_1","first-page":"1","article-title":"A 141.4 mW Low-Power Online Deep Neural Network Training Processor for Real-time Object Tracking in Mobile Devices","author":"Han D.","year":"2018","unstructured":"D. Han , \" A 141.4 mW Low-Power Online Deep Neural Network Training Processor for Real-time Object Tracking in Mobile Devices ,\" ISCAS , pp. 1 -- 5 , 2018 . D. Han et al., \"A 141.4 mW Low-Power Online Deep Neural Network Training Processor for Real-time Object Tracking in Mobile Devices,\" ISCAS, pp. 1--5, 2018.","journal-title":"ISCAS"},{"key":"e_1_3_2_1_28_1","volume-title":"Paper7.7","author":"Lee J.","year":"2019","unstructured":"J. Lee , \" LNPU: A 25.3TFLOPS\/W Sparse Deep-Neural-Network Learning Processor with Fine-Grained Mixed Precision of FP8-FP16,\" ISSCC , Paper7.7 , 2019 . J. Lee et al., \"LNPU: A 25.3TFLOPS\/W Sparse Deep-Neural-Network Learning Processor with Fine-Grained Mixed Precision of FP8-FP16,\" ISSCC, Paper7.7, 2019."},{"key":"e_1_3_2_1_29_1","volume-title":"PNPU: A 146.52TOPS\/W Deep-Neural-Network Learning Processor with Stochastic Coarse-Fine Pruning and Adaptive Input\/Output\/Weight Skipping,\" Symp. on VLSI Circuits","author":"Kim S.","year":"2020","unstructured":"S. Kim , \" PNPU: A 146.52TOPS\/W Deep-Neural-Network Learning Processor with Stochastic Coarse-Fine Pruning and Adaptive Input\/Output\/Weight Skipping,\" Symp. on VLSI Circuits , 2020 . S. Kim et al., \"PNPU: A 146.52TOPS\/W Deep-Neural-Network Learning Processor with Stochastic Coarse-Fine Pruning and Adaptive Input\/Output\/Weight Skipping,\" Symp. on VLSI Circuits, 2020."},{"key":"e_1_3_2_1_30_1","volume-title":"Paper 7.4","author":"Kim C.","year":"2019","unstructured":"C. Kim , \" A 2.1 TFLOPS\/W Mobile Deep RL Accelerator with Transposable PE Array and Experience Compression,\" ISSCC , Paper 7.4 , 2019 C. Kim et al., \"A 2.1 TFLOPS\/W Mobile Deep RL Accelerator with Transposable PE Array and Experience Compression,\" ISSCC, Paper 7.4, 2019"},{"key":"e_1_3_2_1_31_1","volume-title":"Generative Adversarial Nets,\" NIPS","author":"Goodfellow I.","year":"2014","unstructured":"I. Goodfellow , \" Generative Adversarial Nets,\" NIPS , 2014 . I. Goodfellow et al., \"Generative Adversarial Nets,\" NIPS, 2014."},{"key":"e_1_3_2_1_32_1","volume-title":"Unpaired image-to-image translation using cycle-consistent adversarial networks.\" ICCV","author":"Zhu J-Y.","year":"2017","unstructured":"J-Y. Zhu \" Unpaired image-to-image translation using cycle-consistent adversarial networks.\" ICCV . 2017 . J-Y. Zhu et al. \"Unpaired image-to-image translation using cycle-consistent adversarial networks.\" ICCV. 2017."},{"key":"e_1_3_2_1_33_1","volume-title":"Stargan: Unified generative adversarial networks for multi-domain image-to-image translation.\" CVPR","author":"Choi Y.","year":"2018","unstructured":"Y. Choi \" Stargan: Unified generative adversarial networks for multi-domain image-to-image translation.\" CVPR . 2018 . Y. Choi et al. \"Stargan: Unified generative adversarial networks for multi-domain image-to-image translation.\" CVPR. 2018."},{"key":"e_1_3_2_1_34_1","volume-title":"MaskGAN: Towards diverse and interactive facial image manipulation.\" CVPR","author":"Lee C-H.","year":"2020","unstructured":"C-H. Lee \" MaskGAN: Towards diverse and interactive facial image manipulation.\" CVPR . 2020 . C-H. Lee et al. \"MaskGAN: Towards diverse and interactive facial image manipulation.\" CVPR. 2020."},{"key":"e_1_3_2_1_35_1","volume-title":"Affectiva iMotions Biometric Research Platform. from https:\/\/imotions.com\/affectiva\/","author":"A.","year":"2015","unstructured":"iMotions, A. S. ( 2015 ). Affectiva iMotions Biometric Research Platform. from https:\/\/imotions.com\/affectiva\/ iMotions, A. S. (2015). Affectiva iMotions Biometric Research Platform. from https:\/\/imotions.com\/affectiva\/"},{"key":"e_1_3_2_1_36_1","volume-title":"Hand PointNet,\" CVPR","author":"Ge L.","year":"2018","unstructured":"L. Ge , \" Hand PointNet,\" CVPR , 2018 . L. Ge et al., \"Hand PointNet,\" CVPR, 2018."},{"key":"e_1_3_2_1_37_1","first-page":"137","volume-title":"On VLSI Circuits","author":"Kang S.","year":"2018","unstructured":"S. Kang : 0.2 mW CNN-Based Face Recognition Processor with Face Alignment for Mobile User Identification\" Symp . On VLSI Circuits , pp. 137 -- 138 , 2018 . S. Kang et al, \"B-Face: 0.2 mW CNN-Based Face Recognition Processor with Face Alignment for Mobile User Identification\" Symp. On VLSI Circuits, pp. 137--138, 2018."},{"key":"e_1_3_2_1_38_1","volume-title":"Deep Hough Voting for 3D Object Detection in Point Clouds,\" ICCV","author":"Qi C.R.","year":"2019","unstructured":"C.R. Qi , \" Deep Hough Voting for 3D Object Detection in Point Clouds,\" ICCV , 2019 . C.R. Qi et al., \"Deep Hough Voting for 3D Object Detection in Point Clouds,\" ICCV, 2019."},{"key":"e_1_3_2_1_39_1","volume-title":"A Review of Point Cloud Semantic Segmentation,\" ArXiv","author":"Xie Y.","year":"2019","unstructured":"Y. Xie , \" A Review of Point Cloud Semantic Segmentation,\" ArXiv , 2019 . Y. Xie et al., \"A Review of Point Cloud Semantic Segmentation,\" ArXiv, 2019."},{"key":"e_1_3_2_1_40_1","volume-title":"A 4.45 ms Low-latency 3D Point-cloud-based Neural Network Processor for Hand Pose Estimation in Immersive Wearable Devices,\" Symp. on VLSI Circuits","author":"Im D.","year":"2020","unstructured":"D. Im , \" A 4.45 ms Low-latency 3D Point-cloud-based Neural Network Processor for Hand Pose Estimation in Immersive Wearable Devices,\" Symp. on VLSI Circuits , 2020 . D. Im et al., \"A 4.45 ms Low-latency 3D Point-cloud-based Neural Network Processor for Hand Pose Estimation in Immersive Wearable Devices,\" Symp. on VLSI Circuits, 2020."},{"key":"e_1_3_2_1_41_1","volume-title":"A 1.15 TOPS\/W Energy-efficient Capsule Network Accelerator for Real-time 3D Point Cloud Segmentation in Mobile Environment,\" TCAS-II","author":"Park G.","year":"2020","unstructured":"G. Park , \" A 1.15 TOPS\/W Energy-efficient Capsule Network Accelerator for Real-time 3D Point Cloud Segmentation in Mobile Environment,\" TCAS-II , 2020 . G. Park et al., \"A 1.15 TOPS\/W Energy-efficient Capsule Network Accelerator for Real-time 3D Point Cloud Segmentation in Mobile Environment,\" TCAS-II, 2020."},{"key":"e_1_3_2_1_42_1","volume-title":"Dynamic Routing Between Capsules,\" NIPS","author":"Sabour S.","year":"2017","unstructured":"S. Sabour , \" Dynamic Routing Between Capsules,\" NIPS , 2017 . S. Sabour et al., \"Dynamic Routing Between Capsules,\" NIPS, 2017."},{"key":"e_1_3_2_1_43_1","volume-title":"A 54.7 fps 3D Point Cloud Semantic Segmentation Processor with Sparse Grouping based Dilated Graph Convolutional Network for Mobile Devices,\" ISCAS","author":"Kim S.","year":"2020","unstructured":"S. Kim , \" A 54.7 fps 3D Point Cloud Semantic Segmentation Processor with Sparse Grouping based Dilated Graph Convolutional Network for Mobile Devices,\" ISCAS , 2020 . ( Unpublished) S. Kim et al., \"A 54.7 fps 3D Point Cloud Semantic Segmentation Processor with Sparse Grouping based Dilated Graph Convolutional Network for Mobile Devices,\" ISCAS, 2020. (Unpublished)"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"crossref","unstructured":"X. Qi \"3d graph neural networks for rgbd semantic segmentation \" ICCV 2017.  X. Qi \"3d graph neural networks for rgbd semantic segmentation \" ICCV 2017.","DOI":"10.1109\/ICCV.2017.556"}],"event":{"name":"GLSVLSI '20: Great Lakes Symposium on VLSI 2020","location":"Virtual Event China","acronym":"GLSVLSI '20"},"container-title":["Proceedings of the 2020 on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3409103","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386263.3409103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:25Z","timestamp":1750199905000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3409103"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,7]]},"references-count":44,"alternative-id":["10.1145\/3386263.3409103","10.1145\/3386263"],"URL":"https:\/\/doi.org\/10.1145\/3386263.3409103","relation":{},"subject":[],"published":{"date-parts":[[2020,9,7]]},"assertion":[{"value":"2020-09-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}