{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:25:33Z","timestamp":1750220733143,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":12,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T00:00:00Z","timestamp":1599436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,7]]},"DOI":"10.1145\/3386263.3409655","type":"proceedings-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:34:20Z","timestamp":1599255260000},"page":"573-578","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["A New Silicon-aware Big Data SoC Timing Analysis Solution"],"prefix":"10.1145","author":[{"given":"Han","family":"Yu","sequence":"first","affiliation":[{"name":"Beijing Huada Empyrean Software Corp., Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chao","family":"Guo","sequence":"additional","affiliation":[{"name":"Beijing Huada Empyrean Software Corp., Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin","family":"Chen","sequence":"additional","affiliation":[{"name":"Beijing Huada Empyrean Software Corp., Beijing, Chile"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Changxin","family":"Du","sequence":"additional","affiliation":[{"name":"Beijing Huada Empyrean Software Corp., Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiao","family":"Yong","sequence":"additional","affiliation":[{"name":"Beijing Huada Empyrean Software Corp., Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Senhua","family":"Fan","sequence":"additional","affiliation":[{"name":"Beijing Huada Empyrean Software Corp., Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,9,7]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_2_1_1","DOI":"10.5555\/1996258"},{"key":"e_1_3_2_2_2_1","first-page":"16","volume-title":"the proceedings of International Conference on Computer-Aided Design","author":"He Ou","year":"2008","unstructured":"Ou He , Sheqin Dong , Jinian Bian , Satoshi Goto , Chung-Kuan Cheng . A novel fixed-outline floorplanner with zero deadspace for hierarchical design . In the proceedings of International Conference on Computer-Aided Design , pp. 16 -- 23 , 2008 . Ou He, Sheqin Dong, Jinian Bian, Satoshi Goto, Chung-Kuan Cheng. A novel fixed-outline floorplanner with zero deadspace for hierarchical design. In the proceedings of International Conference on Computer-Aided Design, pp. 16--23, 2008."},{"key":"e_1_3_2_2_3_1","first-page":"1","volume-title":"David Z. Pan. DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement. In the proceedings of Design Automation Conference","author":"Lin Yibo","year":"2019","unstructured":"Yibo Lin , Shounak Dhar , Wuxi Li , Haoxing Ren , Brucek Khailany , David Z. Pan. DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement. In the proceedings of Design Automation Conference , pp. 1 -- 6 , 2019 . Yibo Lin, Shounak Dhar, Wuxi Li, Haoxing Ren, Brucek Khailany, David Z. Pan. DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement. In the proceedings of Design Automation Conference, pp. 1--6, 2019."},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_4_1","DOI":"10.1109\/TCAD.2017.2693270"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_5_1","DOI":"10.1145\/2744769.2747937"},{"key":"e_1_3_2_2_6_1","first-page":"2","volume-title":"ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems 2016?TAU 2016?","author":"Ghanta Praveen","year":"2016","unstructured":"Praveen Ghanta and Igor Keller . Importance of Modeling Non-Gaussianities in STA in sub-16nm Nodes . In ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems 2016?TAU 2016? , pp. 2 -- 11 , ACM, 2016 Praveen Ghanta and Igor Keller. Importance of Modeling Non-Gaussianities in STA in sub-16nm Nodes. In ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems 2016?TAU 2016?, pp. 2--11, ACM, 2016"},{"unstructured":"Universities such as Tsinghua University of Peking University build demonstration microelectronics College http:\/\/www.360doc.com\/content\/18\/0525\/01\/12113693_756806944.shtml  Universities such as Tsinghua University of Peking University build demonstration microelectronics College http:\/\/www.360doc.com\/content\/18\/0525\/01\/12113693_756806944.shtml","key":"e_1_3_2_2_8_1"},{"unstructured":"National College Integrated Circuit Innovation and Entrepreneurship Competition?http:\/\/www.nuicdc.org\/  National College Integrated Circuit Innovation and Entrepreneurship Competition?http:\/\/www.nuicdc.org\/","key":"e_1_3_2_2_9_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_10_1","DOI":"10.1016\/j.mejo.2011.11.002"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_11_1","DOI":"10.1109\/TVLSI.2003.821549"},{"volume-title":"DAC 2018 Item 6. http:\/\/www.deepchip.com\/items\/dac18-06","author":"Cooley John","unstructured":"John Cooley . Users on Empyrean ALPS as SPICE benchmarks get #6 \"Best of 2018 \", In DAC 2018 Item 6. http:\/\/www.deepchip.com\/items\/dac18-06 .html John Cooley. Users on Empyrean ALPS as SPICE benchmarks get #6 \"Best of 2018\", In DAC 2018 Item 6. http:\/\/www.deepchip.com\/items\/dac18-06.html","key":"e_1_3_2_2_12_1"},{"key":"e_1_3_2_2_13_1","volume-title":"Analog Design and Simulation Using OrCAD Capture and PSpice","author":"Fitzpatrick Dennis","year":"2018","unstructured":"Dennis Fitzpatrick . Monte Carlo Analysis . In Analog Design and Simulation Using OrCAD Capture and PSpice ( Second Edition), Chapter 10, 2018 Dennis Fitzpatrick. Monte Carlo Analysis. In Analog Design and Simulation Using OrCAD Capture and PSpice (Second Edition), Chapter 10, 2018"}],"event":{"acronym":"GLSVLSI '20","name":"GLSVLSI '20: Great Lakes Symposium on VLSI 2020","location":"Virtual Event China"},"container-title":["Proceedings of the 2020 on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3409655","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386263.3409655","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:25Z","timestamp":1750199905000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3409655"}},"subtitle":["A Case Study of Empyrean University Program"],"short-title":[],"issued":{"date-parts":[[2020,9,7]]},"references-count":12,"alternative-id":["10.1145\/3386263.3409655","10.1145\/3386263"],"URL":"https:\/\/doi.org\/10.1145\/3386263.3409655","relation":{},"subject":[],"published":{"date-parts":[[2020,9,7]]},"assertion":[{"value":"2020-09-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}