{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T02:27:44Z","timestamp":1772159264946,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":41,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,9,7]],"date-time":"2020-09-07T00:00:00Z","timestamp":1599436800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,9,7]]},"DOI":"10.1145\/3386263.3411365","type":"proceedings-article","created":{"date-parts":[[2020,9,4]],"date-time":"2020-09-04T21:34:20Z","timestamp":1599255260000},"page":"229-234","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Security Challenges of Processing-In-Memory Systems"],"prefix":"10.1145","author":[{"given":"Md Tanvir","family":"Arafin","sequence":"first","affiliation":[{"name":"Morgan State University, Baltimore, MD, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhaojun","family":"Lu","sequence":"additional","affiliation":[{"name":"University of Maryland, College Park, MD, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,9,7]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085466"},{"key":"e_1_3_2_2_3_1","first-page":"1","article-title":"Memristors for Secret Sharing-Based Lightweight Authentication","volume":"99","author":"Arafin Md Tanvir","year":"2018","unstructured":"Md Tanvir Arafin and Gang Qu . 2018 . Memristors for Secret Sharing-Based Lightweight Authentication . IEEE Transactions on Very Large Scale Integration (VLSI) Systems 99 (2018), 1 -- 13 . Md Tanvir Arafin and Gang Qu. 2018. Memristors for Secret Sharing-Based Lightweight Authentication. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 99 (2018), 1--13.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317970"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70542-0_1"},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2577557"},{"key":"e_1_3_2_2_7_1","volume-title":"Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory. In ACM SIGARCH Computer Architecture News","author":"Chi Ping","year":"2016","unstructured":"Ping Chi , Shuangchen Li , Cong Xu , Tao Zhang , Jishen Zhao , Yongpan Liu , Yu Wang , and Yuan Xie . 2016 . Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory. In ACM SIGARCH Computer Architecture News , Vol. 44 . IEEE Press , 27--39. Ping Chi, Shuangchen Li, Cong Xu, Tao Zhang, Jishen Zhao, Yongpan Liu, Yu Wang, and Yuan Xie. 2016. Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory. In ACM SIGARCH Computer Architecture News, Vol. 44. IEEE Press, 27--39."},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2019.2934048"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"e_1_3_2_2_10_1","volume-title":"2016 IEEE 34th International Conference on Computer Design (ICCD). 25--32","author":"Hsieh K.","unstructured":"K. Hsieh , S. Khan , N. Vijaykumar , K. K. Chang , A. Boroumand , S. Ghose , and O. Mutlu . 2016. Accelerating pointer chasing in 3D-stacked memory: Challenges, mechanisms, evaluation . In 2016 IEEE 34th International Conference on Computer Design (ICCD). 25--32 . K. Hsieh, S. Khan, N. Vijaykumar, K. K. Chang, A. Boroumand, S. Ghose, and O. Mutlu. 2016. Accelerating pointer chasing in 3D-stacked memory: Challenges, mechanisms, evaluation. In 2016 IEEE 34th International Conference on Computer Design (ICCD). 25--32."},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"e_1_3_2_2_12_1","volume-title":"Spectre Attacks: Exploiting Speculative Execution. In 2019 IEEE Symposium on Security and Privacy (SP). 1--19","author":"Kocher P.","unstructured":"P. Kocher , J. Horn , A. Fogh , D. Genkin , D. Gruss , W. Haas , M. Hamburg , M. Lipp , S. Mangard , T. Prescher , M. Schwarz , and Y. Yarom . 2019 . Spectre Attacks: Exploiting Speculative Execution. In 2019 IEEE Symposium on Security and Privacy (SP). 1--19 . P. Kocher, J. Horn, A. Fogh, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom. 2019. Spectre Attacks: Exploiting Speculative Execution. In 2019 IEEE Symposium on Security and Privacy (SP). 1--19."},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2709812"},{"key":"e_1_3_2_2_15_1","volume-title":"Proceedings of the 27th USENIX Conference on Security Symposium","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp , Michael Schwarz , Daniel Gruss , Thomas Prescher , Werner Haas , Anders Fogh , Jann Horn , Stefan Mangard , Paul Kocher , Daniel Genkin , Yuval Yarom , and Mike Hamburg . 2018 . Meltdown: Reading Kernel Memory from User Space . In Proceedings of the 27th USENIX Conference on Security Symposium ( Baltimore, MD, USA) (SEC'18). USENIX Association, USA, 973--990. Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. 2018. Meltdown: Reading Kernel Memory from User Space. In Proceedings of the 27th USENIX Conference on Security Symposium (Baltimore, MD, USA) (SEC'18). USENIX Association, USA, 973--990."},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"e_1_3_2_2_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3087556.3087582"},{"key":"e_1_3_2_2_18_1","volume-title":"Wisniewski","author":"McKee Sally A.","year":"2011","unstructured":"Sally A. McKee and Robert W . Wisniewski . 2011 . Memory Wall. Springer US , Boston, MA, 1110--1116. Sally A. McKee and Robert W. Wisniewski. 2011. Memory Wall. Springer US, Boston, MA, 1110--1116."},{"key":"e_1_3_2_2_19_1","volume-title":"Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium. 1--18","author":"Moscibroda Thomas","year":"2007","unstructured":"Thomas Moscibroda and Onur Mutlu . 2007 . Memory performance attacks: denial of memory service in multi-core systems . In Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium. 1--18 . Thomas Moscibroda and Onur Mutlu. 2007. Memory performance attacks: denial of memory service in multi-core systems. In Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium. 1--18."},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3322805"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_3_2_2_22_1","volume-title":"Optimizing Weight Mapping and Data Flow for Convolutional Neural Networks on RRAM Based Processing-In-Memory Architecture. In 2019 IEEE International Symposium on Circuits and Systems (ISCAS). 1--5.","author":"Peng X.","unstructured":"X. Peng , R. Liu , and S. Yu . 2019 . Optimizing Weight Mapping and Data Flow for Convolutional Neural Networks on RRAM Based Processing-In-Memory Architecture. In 2019 IEEE International Symposium on Circuits and Systems (ISCAS). 1--5. X. Peng, R. Liu, and S. Yu. 2019. Optimizing Weight Mapping and Data Flow for Convolutional Neural Networks on RRAM Based Processing-In-Memory Architecture. In 2019 IEEE International Symposium on Circuits and Systems (ISCAS). 1--5."},{"key":"e_1_3_2_2_23_1","unstructured":"Colin Percival. [n.d.]. Cache missing for fun and profit.  Colin Percival. [n.d.]. Cache missing for fun and profit."},{"key":"e_1_3_2_2_24_1","volume-title":"25th USENIX Security Symposium (USENIX Security 16)","author":"Pessl Peter","year":"2016","unstructured":"Peter Pessl , Daniel Gruss , Cl\u00e9mentine Maurice , Michael Schwarz , and Stefan Mangard . 2016 . DRAMA: Exploiting DRAM addressing for cross-cpu attacks . In 25th USENIX Security Symposium (USENIX Security 16) . 565--581. Peter Pessl, Daniel Gruss, Cl\u00e9mentine Maurice, Michael Schwarz, and Stefan Mangard. 2016. DRAMA: Exploiting DRAM addressing for cross-cpu attacks. In 25th USENIX Security Symposium (USENIX Security 16). 565--581."},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354201"},{"key":"e_1_3_2_2_26_1","volume-title":"2019 Asian Hardware Oriented Security and Trust Symposium (AsianHOST). 1--6.","author":"Qiu P.","unstructured":"P. Qiu , D. Wang , Y. Lyu , and G. Qu . 2019. VoltJockey: Breaking SGX by Software-Controlled Voltage-Induced Hardware Faults . In 2019 Asian Hardware Oriented Security and Trust Symposium (AsianHOST). 1--6. P. Qiu, D. Wang, Y. Lyu, and G. Qu. 2019. VoltJockey: Breaking SGX by Software-Controlled Voltage-Induced Hardware Faults. In 2019 Asian Hardware Oriented Security and Trust Symposium (AsianHOST). 1--6."},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_2_28_1","volume-title":"Buddy-ram: Improving the performance and efficiency of bulk bitwise operations using DRAM. arXiv preprint arXiv:1611.09988","author":"Seshadri Vivek","year":"2016","unstructured":"Vivek Seshadri , Donghyuk Lee , Thomas Mullins , Hasan Hassan , Amirali Boroumand , Jeremie Kim , Michael A Kozuch , Onur Mutlu , Phillip B Gibbons , and Todd C Mowry . 2016 . Buddy-ram: Improving the performance and efficiency of bulk bitwise operations using DRAM. arXiv preprint arXiv:1611.09988 (2016). Vivek Seshadri, Donghyuk Lee, Thomas Mullins, Hasan Hassan, Amirali Boroumand, Jeremie Kim, Michael A Kozuch, Onur Mutlu, Phillip B Gibbons, and Todd C Mowry. 2016. Buddy-ram: Improving the performance and efficiency of bulk bitwise operations using DRAM. arXiv preprint arXiv:1611.09988 (2016)."},{"key":"e_1_3_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_3_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"e_1_3_2_2_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00106"},{"key":"e_1_3_2_2_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897985"},{"key":"e_1_3_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.13"},{"key":"e_1_3_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978406"},{"key":"e_1_3_2_2_35_1","doi-asserted-by":"crossref","unstructured":"John von Neuman. 1945. First Draft of a Report on the EDVAC. (1945).  John von Neuman. 1945. First Draft of a Report on the EDVAC. (1945).","DOI":"10.5479\/sil.538961.39088011475779"},{"key":"e_1_3_2_2_36_1","unstructured":"Xueyan Wang Jianlei Yang Yinglin Zhao Xiaotao Jia Gang Qu and Weisheng Zhao. [n.d.]. Hardware Security in Spin-Based Computing-In-Memory: Analysis Exploits and Mitigation Techniques. ACM Journal on Emerging Technologies in Computing Systems (JETC) ( [n. d.]).  Xueyan Wang Jianlei Yang Yinglin Zhao Xiaotao Jia Gang Qu and Weisheng Zhao. [n.d.]. Hardware Security in Spin-Based Computing-In-Memory: Analysis Exploits and Mitigation Techniques. ACM Journal on Emerging Technologies in Computing Systems (JETC) ( [n. d.])."},{"key":"e_1_3_2_2_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268372"},{"key":"e_1_3_2_2_38_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Xu Cong","year":"2011","unstructured":"Cong Xu , Xiangyu Dong , Norman P Jouppi , and Yuan Xie . 2011 . Design implications of memristor-based RRAM cross-point structures. In Design , Automation & Test in Europe Conference & Exhibition (DATE) , 2011. IEEE, 1--6. Cong Xu, Xiangyu Dong, Norman P Jouppi, and Yuan Xie. 2011. Design implications of memristor-based RRAM cross-point structures. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2011. IEEE, 1--6."},{"key":"e_1_3_2_2_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2018.2885752"},{"key":"e_1_3_2_2_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319453"},{"key":"e_1_3_2_2_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2664243.2664273"}],"event":{"name":"GLSVLSI '20: Great Lakes Symposium on VLSI 2020","location":"Virtual Event China","acronym":"GLSVLSI '20"},"container-title":["Proceedings of the 2020 on Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3411365","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386263.3411365","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:25Z","timestamp":1750199905000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386263.3411365"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,9,7]]},"references-count":41,"alternative-id":["10.1145\/3386263.3411365","10.1145\/3386263"],"URL":"https:\/\/doi.org\/10.1145\/3386263.3411365","relation":{},"subject":[],"published":{"date-parts":[[2020,9,7]]},"assertion":[{"value":"2020-09-07","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}