{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,13]],"date-time":"2026-06-13T05:38:51Z","timestamp":1781329131125,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":66,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T00:00:00Z","timestamp":1592179200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","award":["HR001118C0060"],"award-info":[{"award-number":["HR001118C0060"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100015089","name":"Office of Naval Research","doi-asserted-by":"publisher","award":["KK1847"],"award-info":[{"award-number":["KK1847"]}],"id":[{"id":"10.13039\/100015089","id-type":"DOI","asserted-by":"publisher"}]},{"name":"National Science Foundation","award":["1703644"],"award-info":[{"award-number":["1703644"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,6,15]]},"DOI":"10.1145\/3386901.3388888","type":"proceedings-article","created":{"date-parts":[[2020,6,7]],"date-time":"2020-06-07T01:27:30Z","timestamp":1591493250000},"page":"107-120","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["SmokeBomb"],"prefix":"10.1145","author":[{"given":"Haehyun","family":"Cho","sequence":"first","affiliation":[{"name":"Arizona State University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jinbum","family":"Park","sequence":"additional","affiliation":[{"name":"Samsung Research"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Donguk","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Research"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ziming","family":"Zhao","sequence":"additional","affiliation":[{"name":"Rochester Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yan","family":"Shoshitaishvili","sequence":"additional","affiliation":[{"name":"Arizona State University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Adam","family":"Doup\u00e9","sequence":"additional","affiliation":[{"name":"Arizona State University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gail-Joon","family":"Ahn","sequence":"additional","affiliation":[{"name":"Arizona State University and Samsung Research"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2020,6,15]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"(accessed Jan 29 2019). Attribute Syntax. https:\/\/gcc.gnu.org\/onlinedocs\/gcc\/Attribute-Syntax.html.  (accessed Jan 29 2019). Attribute Syntax. https:\/\/gcc.gnu.org\/onlinedocs\/gcc\/Attribute-Syntax.html."},{"key":"e_1_3_2_1_2_1","unstructured":"(accessed Jan 29 2019). Byte-unixbench: A Unix benchmark suite. https:\/\/github.com\/kdlucas\/byte-unixbench.  (accessed Jan 29 2019). Byte-unixbench: A Unix benchmark suite. https:\/\/github.com\/kdlucas\/byte-unixbench."},{"key":"e_1_3_2_1_3_1","unstructured":"(accessed Jan 29 2019). Moz's list of the top 500 domains and pages on the web. https:\/\/moz.com\/top500.  (accessed Jan 29 2019). Moz's list of the top 500 domains and pages on the web. https:\/\/moz.com\/top500."},{"key":"e_1_3_2_1_4_1","unstructured":"Josh Aas. 2005. Understanding the Linux 2.6. 8.1 CPU scheduler.  Josh Aas. 2005. Understanding the Linux 2.6. 8.1 CPU scheduler."},{"key":"e_1_3_2_1_5_1","volume-title":"Proceedings of the Cryptographer's Track at the RSA Conference (CT-RSA)","author":"Acii\u00e7mez Onur","year":"2008"},{"key":"e_1_3_2_1_6_1","unstructured":"ARM. 2010. Cortex-A8 Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0344k\/index.html.  ARM. 2010. Cortex-A8 Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0344k\/index.html."},{"key":"e_1_3_2_1_7_1","unstructured":"ARM. 2012. Cortex-A9 Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.100511040110en\/index.html.  ARM. 2012. Cortex-A9 Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.100511040110en\/index.html."},{"key":"e_1_3_2_1_8_1","unstructured":"ARM. 2013. Cortex-A15 MPCore Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0438i\/index.html.  ARM. 2013. Cortex-A15 MPCore Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0438i\/index.html."},{"key":"e_1_3_2_1_9_1","unstructured":"ARM. 2013. Cortex-A7 MPCore Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0464f\/index.html.  ARM. 2013. Cortex-A7 MPCore Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0464f\/index.html."},{"key":"e_1_3_2_1_10_1","unstructured":"ARM. 2014. ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0406c\/index.html.  ARM. 2014. ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0406c\/index.html."},{"key":"e_1_3_2_1_11_1","unstructured":"ARM. 2014. Cortex-A17 MPCore Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0535c\/index.html.  ARM. 2014. Cortex-A17 MPCore Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0535c\/index.html."},{"key":"e_1_3_2_1_12_1","unstructured":"ARM. 2015. ARM Cortex-A Series Programmer\u015b Guide for ARMv8-A. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.den0024a\/index.html.  ARM. 2015. ARM Cortex-A Series Programmer\u015b Guide for ARMv8-A. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.den0024a\/index.html."},{"key":"e_1_3_2_1_13_1","unstructured":"ARM. 2016. ARMv8-A Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0487b.b\/index.html.  ARM. 2016. ARMv8-A Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0487b.b\/index.html."},{"key":"e_1_3_2_1_14_1","unstructured":"ARM. 2016. Cortex-A5 MPCore Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0434c\/index.html.  ARM. 2016. Cortex-A5 MPCore Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0434c\/index.html."},{"key":"e_1_3_2_1_15_1","unstructured":"ARM. 2016. Cortex-A53 MPCore Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0500g\/index.html.  ARM. 2016. Cortex-A53 MPCore Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0500g\/index.html."},{"key":"e_1_3_2_1_16_1","unstructured":"ARM. 2016. Cortex-A57 MPCore Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0488h\/index.html.  ARM. 2016. Cortex-A57 MPCore Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.ddi0488h\/index.html."},{"key":"e_1_3_2_1_17_1","unstructured":"ARM. 2016. Cortex-A72 MPCore Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.100095000306en\/index.html.  ARM. 2016. Cortex-A72 MPCore Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.100095000306en\/index.html."},{"key":"e_1_3_2_1_18_1","unstructured":"ARM. 2016. Cortex-A73 MPCore Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.100048000205en\/index.html.  ARM. 2016. Cortex-A73 MPCore Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.100048000205en\/index.html."},{"key":"e_1_3_2_1_19_1","unstructured":"ARM. 2017. AMBA Protocol. https:\/\/developer.arm.com\/products\/architecture\/amba-protocol.  ARM. 2017. AMBA Protocol. https:\/\/developer.arm.com\/products\/architecture\/amba-protocol."},{"key":"e_1_3_2_1_20_1","unstructured":"ARM. 2017. Cortex-A32 Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.100241000100en\/index.html.  ARM. 2017. Cortex-A32 Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.100241000100en\/index.html."},{"key":"e_1_3_2_1_21_1","unstructured":"ARM. 2017. Cortex-A35 Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.100236000200en\/index.html.  ARM. 2017. Cortex-A35 Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.100236000200en\/index.html."},{"key":"e_1_3_2_1_22_1","unstructured":"ARM. 2017. Cortex-A55 MPCore Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.100442010000en\/index.html.  ARM. 2017. Cortex-A55 MPCore Processor Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.100442010000en\/index.html."},{"key":"e_1_3_2_1_23_1","unstructured":"ARM. 2017. Cortex-A75 Core Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.100403020000en\/index.html.  ARM. 2017. Cortex-A75 Core Technical Reference Manual. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.100403020000en\/index.html."},{"key":"e_1_3_2_1_24_1","volume-title":"Software Grand Exposure: SGX Cache Attacks Are Practical. arXiv preprint arXiv:1702.07521","author":"Brasser Ferdinand","year":"2017"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-10366-7_39"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23264"},{"key":"e_1_3_2_1_27_1","volume-title":"Proceedings of the 26th USENIX Security Symposium (Security)","author":"Disselkoen Craig","year":"2017"},{"key":"e_1_3_2_1_28_1","first-page":"35","article-title":"Non-monopolizable caches: Low-complexity mitigation of cache side channel attacks","volume":"8","author":"Domnitser Leonid","year":"2012","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TKDE.2007.44"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2017.23271"},{"key":"e_1_3_2_1_31_1","volume-title":"Proceedings of the 26th USENIX Security Symposium (Security)","author":"Green Marc","year":"2017"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"e_1_3_2_1_34_1","volume-title":"Proceedings of the 26th USENIX Security Symposium (Security)","author":"Gruss Daniel","year":"2017"},{"key":"e_1_3_2_1_35_1","volume-title":"Proceedings of the 24th USENIX Security Symposium (Security)","author":"Gruss Daniel","year":"2015"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.11"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"e_1_3_2_1_38_1","volume-title":"Proceedings of the 2017 USENIX Annual Technical Conference (ATC)","author":"H\u00e4hnel Marcus","year":"2017"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.42"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897845.2897867"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11379-1_15"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-008-9018-y"},{"key":"e_1_3_2_1_44_1","volume-title":"Proceedings of the 21st USENIX Security Symposium (Security)","author":"Kim Taesoo","year":"2012"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1456508.1456514"},{"key":"e_1_3_2_1_46_1","volume-title":"Proceedings of the 25th USENIX Security Symposium (Security)","author":"Lipp Moritz","year":"2016"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.85"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.5555\/3241094.3241143"},{"key":"e_1_3_2_1_51_1","volume-title":"Proceedings of the Cryptographer's Track at the RSA Conference (CT-RSA)","author":"Osvik Dag Arne","year":"2006"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-60876-1_1"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.5555\/2724966.2725064"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.5555\/2831143.2831201"},{"key":"e_1_3_2_1_56_1","volume-title":"Proceedings of the 26th USENIX Security Symposium (Security)","author":"Wang Shuai","year":"2017"},{"key":"e_1_3_2_1_57_1","volume-title":"Proceedings of the the 41st annual IEEE\/ACM International Symposium on Microarchitecture","author":"Wang Zhenghong","year":"2008"},{"key":"e_1_3_2_1_58_1","unstructured":"Andrew Waterman Yunsup Lee Rimas Avizienis David A Patterson and Krste Asanovic. 2017. The RISC-V Instruction Set Manual. https:\/\/github.com\/riscv\/riscv-isa-manual.  Andrew Waterman Yunsup Lee Rimas Avizienis David A Patterson and Krste Asanovic. 2017. The RISC-V Instruction Set Manual. https:\/\/github.com\/riscv\/riscv-isa-manual."},{"key":"e_1_3_2_1_59_1","first-page":"140","article-title":"Recovering OpenSSL ECDSA Nonces Using the FLUSH RELOAD Cache Side-channel Attack","volume":"2014","author":"Yarom Yuval","year":"2014","journal-title":"IACR Cryptology ePrint Archive"},{"key":"e_1_3_2_1_60_1","volume-title":"Proceedings of the 23rd USENIX Security Symposium (Security)","author":"Yarom Yuval","year":"2014"},{"key":"e_1_3_2_1_61_1","first-page":"980","article-title":"TruSpy: Cache Side-Channel Information Leakage from the Secure World on ARM Devices","volume":"2016","author":"Zhang Ning","year":"2016","journal-title":"IACR Cryptology ePrint Archive"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978360"},{"key":"e_1_3_2_1_63_1","volume-title":"Proceedings of the 32nd IEEE Symposium on Security and Privacy (Oakland)","author":"Zhang Yinqian"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/2382196.2382230"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/2660267.2660356"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516741"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978324"}],"event":{"name":"MobiSys '20: The 18th Annual International Conference on Mobile Systems, Applications, and Services","location":"Toronto Ontario Canada","acronym":"MobiSys '20","sponsor":["SIGMOBILE ACM Special Interest Group on Mobility of Systems, Users, Data and Computing"]},"container-title":["Proceedings of the 18th International Conference on Mobile Systems, Applications, and Services"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386901.3388888","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386901.3388888","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386901.3388888","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:33:25Z","timestamp":1750199605000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386901.3388888"}},"subtitle":["effective mitigation against cache side-channel attacks on the ARM architecture"],"short-title":[],"issued":{"date-parts":[[2020,6,15]]},"references-count":66,"alternative-id":["10.1145\/3386901.3388888","10.1145\/3386901"],"URL":"https:\/\/doi.org\/10.1145\/3386901.3388888","relation":{},"subject":[],"published":{"date-parts":[[2020,6,15]]},"assertion":[{"value":"2020-06-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}