{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,17]],"date-time":"2025-11-17T14:22:22Z","timestamp":1763389342073,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":76,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,7,30]],"date-time":"2020-07-30T00:00:00Z","timestamp":1596067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,7,30]]},"DOI":"10.1145\/3387514.3405852","type":"proceedings-article","created":{"date-parts":[[2020,7,30]],"date-time":"2020-07-30T22:35:31Z","timestamp":1596148531000},"page":"44-61","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":43,"title":["Switch Code Generation Using Program Synthesis"],"prefix":"10.1145","author":[{"given":"Xiangyu","family":"Gao","sequence":"first","affiliation":[{"name":"New York University"}]},{"given":"Taegyun","family":"Kim","sequence":"additional","affiliation":[{"name":"New York University"}]},{"given":"Michael D.","family":"Wong","sequence":"additional","affiliation":[{"name":"New York University"}]},{"given":"Divya","family":"Raghunathan","sequence":"additional","affiliation":[{"name":"Princeton University"}]},{"given":"Aatish Kishan","family":"Varma","sequence":"additional","affiliation":[{"name":"New York University"}]},{"given":"Pravein Govindan","family":"Kannan","sequence":"additional","affiliation":[{"name":"National University of Singapore"}]},{"given":"Anirudh","family":"Sivaraman","sequence":"additional","affiliation":[{"name":"New York University"}]},{"given":"Srinivas","family":"Narayana","sequence":"additional","affiliation":[{"name":"Rutgers University"}]},{"given":"Aarti","family":"Gupta","sequence":"additional","affiliation":[{"name":"Princeton University"}]}],"member":"320","published-online":{"date-parts":[[2020,7,30]]},"reference":[{"unstructured":"A machine model for line-rate programmable switches. https:\/\/github.com\/packet-transactions\/banzai.  A machine model for line-rate programmable switches. https:\/\/github.com\/packet-transactions\/banzai.","key":"e_1_3_2_2_1_1"},{"unstructured":"Amazon EC2 Spot Instances Pricing. https:\/\/aws.amazon.com\/ec2\/spot\/pricing\/.  Amazon EC2 Spot Instances Pricing. https:\/\/aws.amazon.com\/ec2\/spot\/pricing\/.","key":"e_1_3_2_2_2_1"},{"unstructured":"Announcing Amazon EC2 per second billing. https:\/\/aws.amazon.com\/about-aws\/whats-new\/2017\/10\/announcing-amazon-ec2-per-second-billing\/.  Announcing Amazon EC2 per second billing. https:\/\/aws.amazon.com\/about-aws\/whats-new\/2017\/10\/announcing-amazon-ec2-per-second-billing\/.","key":"e_1_3_2_2_3_1"},{"unstructured":"Concurrency Model for P4. https:\/\/github.com\/p4lang\/p4-spec\/issues\/48.  Concurrency Model for P4. https:\/\/github.com\/p4lang\/p4-spec\/issues\/48.","key":"e_1_3_2_2_4_1"},{"unstructured":"DepQBF Solver. http:\/\/lonsing.github.io\/depqbf\/.  DepQBF Solver. http:\/\/lonsing.github.io\/depqbf\/.","key":"e_1_3_2_2_5_1"},{"unstructured":"Domino Compiler. https:\/\/github.com\/chipmunk-project\/domino-compiler.  Domino Compiler. https:\/\/github.com\/chipmunk-project\/domino-compiler.","key":"e_1_3_2_2_6_1"},{"unstructured":"High-Capacity StrataXGS Trident 4 Ethernet Switch Series. https:\/\/www.broadcom.com\/products\/ethernet-connectivity\/switching\/strataxgs\/bcm56880-series.  High-Capacity StrataXGS Trident 4 Ethernet Switch Series. https:\/\/www.broadcom.com\/products\/ethernet-connectivity\/switching\/strataxgs\/bcm56880-series.","key":"e_1_3_2_2_7_1"},{"unstructured":"Intel FlexPipe. http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/product-briefs\/ethernet-switch-fm6000-series-brief.pdf.  Intel FlexPipe. http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/product-briefs\/ethernet-switch-fm6000-series-brief.pdf.","key":"e_1_3_2_2_8_1"},{"unstructured":"Jinja - Jinja Documentation (2.10.x). https:\/\/jinja.palletsprojects.com\/en\/2.10.x\/.  Jinja - Jinja Documentation (2.10.x). https:\/\/jinja.palletsprojects.com\/en\/2.10.x\/.","key":"e_1_3_2_2_9_1"},{"unstructured":"lcc A Retargetable Compiler for ANSI C. https:\/\/sites.google.com\/site\/lccretargetablecompiler\/.  lcc A Retargetable Compiler for ANSI C. https:\/\/sites.google.com\/site\/lccretargetablecompiler\/.","key":"e_1_3_2_2_10_1"},{"unstructured":"LLVM Link Time Optimization: Design and Implementation. https:\/\/llvm.org\/docs\/LinkTimeOptimization.html.  LLVM Link Time Optimization: Design and Implementation. https:\/\/llvm.org\/docs\/LinkTimeOptimization.html.","key":"e_1_3_2_2_11_1"},{"unstructured":"MarkusRabe\/cadet: A fast and certifying solver for quantified Boolean formulas. https:\/\/github.com\/MarkusRabe\/cadet.  MarkusRabe\/cadet: A fast and certifying solver for quantified Boolean formulas. https:\/\/github.com\/MarkusRabe\/cadet.","key":"e_1_3_2_2_12_1"},{"unstructured":"Mellanox Innova-2 Flex Open Programmable SmartNIC. https:\/\/www.mellanox.com\/page\/products_dyn?product_family=276&mtag=programmable_adapter_cards_innova2flex&ssn=7j4vr3u5elh91qnkb9ubjsdlo4.  Mellanox Innova-2 Flex Open Programmable SmartNIC. https:\/\/www.mellanox.com\/page\/products_dyn?product_family=276&mtag=programmable_adapter_cards_innova2flex&ssn=7j4vr3u5elh91qnkb9ubjsdlo4.","key":"e_1_3_2_2_13_1"},{"unstructured":"Mellanox Products: Spectrum 2 Ethernet Switch ASIC. https:\/\/www.mellanox.com\/page\/products_dyn?product_family=277&mtag=spectrum2_ic.  Mellanox Products: Spectrum 2 Ethernet Switch ASIC. https:\/\/www.mellanox.com\/page\/products_dyn?product_family=277&mtag=spectrum2_ic.","key":"e_1_3_2_2_14_1"},{"unstructured":"NPL Specification. https:\/\/github.com\/nplang\/NPL-Spec.  NPL Specification. https:\/\/github.com\/nplang\/NPL-Spec.","key":"e_1_3_2_2_15_1"},{"unstructured":"P4-16 language specification. https:\/\/p4.org\/p4-spec\/docs\/P4-16-v1.1.0-spec.html.  P4-16 language specification. https:\/\/p4.org\/p4-spec\/docs\/P4-16-v1.1.0-spec.html.","key":"e_1_3_2_2_16_1"},{"unstructured":"P4 Compiler. https:\/\/github.com\/p4lang\/p4c.  P4 Compiler. https:\/\/github.com\/p4lang\/p4c.","key":"e_1_3_2_2_17_1"},{"unstructured":"P4 Extern Types. https:\/\/p4.org\/p4-spec\/docs\/P4-16-v1.0.0-spec.html#sec_extern.  P4 Extern Types. https:\/\/p4.org\/p4-spec\/docs\/P4-16-v1.0.0-spec.html#sec_extern.","key":"e_1_3_2_2_18_1"},{"unstructured":"P4 Studio | Barefoot. https:\/\/www.barefootnetworks.com\/products\/brief-p4-studio\/.  P4 Studio | Barefoot. https:\/\/www.barefootnetworks.com\/products\/brief-p4-studio\/.","key":"e_1_3_2_2_19_1"},{"unstructured":"P4 Tutorial. https:\/\/github.com\/p4lang\/tutorials.  P4 Tutorial. https:\/\/github.com\/p4lang\/tutorials.","key":"e_1_3_2_2_20_1"},{"unstructured":"P4_16 language specification. https:\/\/p4.org\/p4-spec\/docs\/P4-16-v1.1.0-spec.html.  P4_16 language specification. https:\/\/p4.org\/p4-spec\/docs\/P4-16-v1.1.0-spec.html.","key":"e_1_3_2_2_21_1"},{"unstructured":"p4lang\/switch: Consolidated switch repo (API SAI and Nettlink). https:\/\/github.com\/p4lang\/switch.  p4lang\/switch: Consolidated switch repo (API SAI and Nettlink). https:\/\/github.com\/p4lang\/switch.","key":"e_1_3_2_2_22_1"},{"unstructured":"Product Brief Tofino Page | Barefoot. https:\/\/barefootnetworks.com\/products\/brief-tofino\/.  Product Brief Tofino Page | Barefoot. https:\/\/barefootnetworks.com\/products\/brief-tofino\/.","key":"e_1_3_2_2_23_1"},{"unstructured":"Programming the Forwarding Plane - Nick McKeown. https:\/\/forum.stanford.edu\/events\/2016\/slides\/plenary\/Nick.pdf.  Programming the Forwarding Plane - Nick McKeown. https:\/\/forum.stanford.edu\/events\/2016\/slides\/plenary\/Nick.pdf.","key":"e_1_3_2_2_24_1"},{"unstructured":"Quantified Boolean Formula. https:\/\/en.wikipedia.org\/wiki\/True_quantified_Boolean_formula.  Quantified Boolean Formula. https:\/\/en.wikipedia.org\/wiki\/True_quantified_Boolean_formula.","key":"e_1_3_2_2_25_1"},{"unstructured":"[Sketchusers] Strange error for large integer constants. https:\/\/lists.csail.mit.edu\/pipermail\/sketchusers\/2019-July\/000094.html.  [Sketchusers] Strange error for large integer constants. https:\/\/lists.csail.mit.edu\/pipermail\/sketchusers\/2019-July\/000094.html.","key":"e_1_3_2_2_26_1"},{"unstructured":"The P4 Language Specification. https:\/\/p4.org\/p4-spec\/p4-14\/v1.0.5\/tex\/p4.pdf.  The P4 Language Specification. https:\/\/p4.org\/p4-spec\/p4-14\/v1.0.5\/tex\/p4.pdf.","key":"e_1_3_2_2_27_1"},{"unstructured":"The reference P4 software switch. https:\/\/github.com\/p4lang\/behavioral-model.  The reference P4 software switch. https:\/\/github.com\/p4lang\/behavioral-model.","key":"e_1_3_2_2_28_1"},{"unstructured":"The Z3 Theorem Prover. https:\/\/github.com\/Z3Prover\/z3.  The Z3 Theorem Prover. https:\/\/github.com\/Z3Prover\/z3.","key":"e_1_3_2_2_29_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_30_1","DOI":"10.1007\/978-3-319-96145-3_15"},{"key":"e_1_3_2_2_31_1","volume-title":"Compilers: Principles, Techniques, and Tools","author":"Aho Alfred V.","year":"2006","unstructured":"Alfred V. Aho , Monica S. Lam , Ravi Sethi , and Jeffrey D. Ullman . Compilers: Principles, Techniques, and Tools ( 2 nd Edition). Addison-Wesley Longman Publishing Co., Inc. , USA , 2006 . Alfred V. Aho, Monica S. Lam, Ravi Sethi, and Jeffrey D. Ullman. Compilers: Principles, Techniques, and Tools (2nd Edition). Addison-Wesley Longman Publishing Co., Inc., USA, 2006.","edition":"2"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_32_1","DOI":"10.1145\/2619239.2626316"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_33_1","DOI":"10.1145\/2063576.2063794"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_34_1","DOI":"10.1145\/2934872.2934892"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_35_1","DOI":"10.1145\/1168857.1168906"},{"key":"e_1_3_2_2_36_1","volume-title":"NDSS","author":"Bilge Leyla","year":"2011","unstructured":"Leyla Bilge , Engin Kirda , Christopher Kruegel , and Marco Balduzzi . EXPOSURE : Finding Malicious Domains Using Passive DNS Analysis . In NDSS , 2011 . Leyla Bilge, Engin Kirda, Christopher Kruegel, and Marco Balduzzi. EXPOSURE: Finding Malicious Domains Using Passive DNS Analysis. In NDSS, 2011."},{"key":"e_1_3_2_2_37_1","volume-title":"NSDI","author":"Birkner Rudiger","year":"2020","unstructured":"Rudiger Birkner , Dana Drachsler Cohen , Laurent Vanbever , and Martin Vechev . Config2Spec : Mining Network Specifications from Network Configurations . In NSDI , 2020 . Rudiger Birkner, Dana Drachsler Cohen, Laurent Vanbever, and Martin Vechev. Config2Spec: Mining Network Specifications from Network Configurations. In NSDI, 2020."},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_38_1","DOI":"10.1145\/2656877.2656890"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_39_1","DOI":"10.1145\/2486001.2486011"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_40_1","DOI":"10.1145\/3098822.3098823"},{"key":"e_1_3_2_2_41_1","volume-title":"TOPLAS","author":"Jack","year":"1980","unstructured":"Jack W. Davidson and Christopher W. Fraser. The Design and Application of a Retargetable Peephole Optimizer . TOPLAS , 1980 . Jack W. Davidson and Christopher W. Fraser. The Design and Application of a Retargetable Peephole Optimizer. TOPLAS, 1980."},{"key":"e_1_3_2_2_42_1","volume-title":"NSDI","author":"El-Hassany Ahmed","year":"2018","unstructured":"Ahmed El-Hassany , Petar Tsankov , Laurent Vanbever , and Martin Vechev. Net-Complete : Practical Network-Wide Configuration Synthesis with Autocompletion . In NSDI , 2018 . Ahmed El-Hassany, Petar Tsankov, Laurent Vanbever, and Martin Vechev. Net-Complete: Practical Network-Wide Configuration Synthesis with Autocompletion. In NSDI, 2018."},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_43_1","DOI":"10.1145\/3062341.3062382"},{"key":"e_1_3_2_2_44_1","volume-title":"The BLUE Active Queue Management Algorithms","author":"Shin Kang G.","year":"2002","unstructured":"Wu-chang Feng, Kang G. Shin , Dilip D. Kandlur , and Debanjan Saha . The BLUE Active Queue Management Algorithms . IEEE\/ACM Transactions on Networking , 2002 . Wu-chang Feng, Kang G. Shin, Dilip D. Kandlur, and Debanjan Saha. The BLUE Active Queue Management Algorithms. IEEE\/ACM Transactions on Networking, 2002."},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_45_1","DOI":"10.1145\/3387514.3405879"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_46_1","DOI":"10.1145\/3365609.3365858"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_47_1","DOI":"10.1145\/248156.248171"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_48_1","DOI":"10.1145\/1993498.1993506"},{"key":"e_1_3_2_2_49_1","volume-title":"Hachtel and Fabio Somenzi. Logic synthesis and verification algorithms","author":"Gary","year":"2006","unstructured":"Gary D. Hachtel and Fabio Somenzi. Logic synthesis and verification algorithms . Springer , 2006 . Gary D. Hachtel and Fabio Somenzi. Logic synthesis and verification algorithms. Springer, 2006."},{"key":"e_1_3_2_2_50_1","volume-title":"CAV","author":"Hu Qinheping","year":"2019","unstructured":"Qinheping Hu , Jason Breck , John Cyphert , Loris D'Antoni , and Thomas Reps . Proving Unrealizability for Syntax-Guided Synthesis . In CAV , 2019 . Qinheping Hu, Jason Breck, John Cyphert, Loris D'Antoni, and Thomas Reps. Proving Unrealizability for Syntax-Guided Synthesis. In CAV, 2019."},{"key":"e_1_3_2_2_51_1","volume-title":"FPGA","author":"Ibanez Stephen","year":"2019","unstructured":"Stephen Ibanez , Gordon Brebner , Nick McKeown , and Noa Zilberman . The P4->NetFPGA Workflow for Line-Rate Packet Processing . In FPGA , 2019 . Stephen Ibanez, Gordon Brebner, Nick McKeown, and Noa Zilberman. The P4->NetFPGA Workflow for Line-Rate Packet Processing. In FPGA, 2019."},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_52_1","DOI":"10.1145\/3365609.3365851"},{"key":"e_1_3_2_2_53_1","volume-title":"Adaptive Concretization for Parallel Program Synthesis. In CAV","author":"Jeon Jinseong","year":"2015","unstructured":"Jinseong Jeon , Xiaokang Qiu , Armando Solar-Lezama , and Jeffrey S . Foster . Adaptive Concretization for Parallel Program Synthesis. In CAV , 2015 . Jinseong Jeon, Xiaokang Qiu, Armando Solar-Lezama, and Jeffrey S. Foster. Adaptive Concretization for Parallel Program Synthesis. In CAV, 2015."},{"key":"e_1_3_2_2_54_1","volume-title":"NSDI","author":"Jin Xin","year":"2018","unstructured":"Xin Jin , Xiaozhou Li , Haoyu Zhang , Nate Foster , Jeongkeun Lee , Robert Soul\u00e9 , Changhoon Kim , and Ion Stoica . NetChain : Scale-Free Sub-RTT Coordination . In NSDI , 2018 . Xin Jin, Xiaozhou Li, Haoyu Zhang, Nate Foster, Jeongkeun Lee, Robert Soul\u00e9, Changhoon Kim, and Ion Stoica. NetChain: Scale-Free Sub-RTT Coordination. In NSDI, 2018."},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_55_1","DOI":"10.1145\/3132747.3132764"},{"key":"e_1_3_2_2_56_1","volume-title":"NSDI","author":"Jose Lavanya","year":"2015","unstructured":"Lavanya Jose , Lisa Yan , George Varghese , and Nick McKeown . Compiling Packet Programs to Reconfigurable Switches . In NSDI , 2015 . Lavanya Jose, Lisa Yan, George Varghese, and Nick McKeown. Compiling Packet Programs to Reconfigurable Switches. In NSDI, 2015."},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_57_1","DOI":"10.1145\/2908080.2908117"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_59_1","DOI":"10.1145\/3098822.3098829"},{"key":"e_1_3_2_2_60_1","volume-title":"May","author":"U.S. Bureau of Labor Statistics.","year":"2018","unstructured":"U.S. Bureau of Labor Statistics. Occupational Employment and Wages , May 2018 , Software developers, Systems software. https:\/\/www.bls.gov\/oes\/current\/oes151133.htm. U.S. Bureau of Labor Statistics. Occupational Employment and Wages, May 2018, Software developers, Systems software. https:\/\/www.bls.gov\/oes\/current\/oes151133.htm."},{"key":"e_1_3_2_2_61_1","volume-title":"NSDI","author":"Panda Aurojit","year":"2017","unstructured":"Aurojit Panda , Ori Lahav , Katerina Argyraki , Mooly Sagiv , and Scott Shenker . Verifying Reachability in Networks with Mutable Datapaths . In NSDI , 2017 . Aurojit Panda, Ori Lahav, Katerina Argyraki, Mooly Sagiv, and Scott Shenker. Verifying Reachability in Networks with Mutable Datapaths. In NSDI, 2017."},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_62_1","DOI":"10.1145\/3297858.3304059"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_63_1","DOI":"10.1145\/2872362.2872387"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_64_1","DOI":"10.1145\/2837614.2837657"},{"unstructured":"Regehr John. Synthesizing Constants. https:\/\/blog.regehr.org\/archives\/1636.  Regehr John. Synthesizing Constants. https:\/\/blog.regehr.org\/archives\/1636.","key":"e_1_3_2_2_65_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_66_1","DOI":"10.1145\/2774993.2775006"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_67_1","DOI":"10.1145\/2451116.2451150"},{"key":"e_1_3_2_2_68_1","volume-title":"HotNets","author":"Sinha Shan","year":"2004","unstructured":"Shan Sinha , Srikanth Kandula , and Dina Katabi . Harnessing TCPs Burstiness using Flowlet Switching . In HotNets , 2004 . Shan Sinha, Srikanth Kandula, and Dina Katabi. Harnessing TCPs Burstiness using Flowlet Switching. In HotNets, 2004."},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_69_1","DOI":"10.1145\/2934872.2934900"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_71_1","DOI":"10.1145\/1375581.1375599"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_72_1","DOI":"10.1145\/1168857.1168907"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_73_1","DOI":"10.1145\/2491185.2491190"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_74_1","DOI":"10.1145\/3009837.3009845"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_75_1","DOI":"10.1145\/3219617.3219652"},{"doi-asserted-by":"publisher","key":"e_1_3_2_2_76_1","DOI":"10.1109\/INFOCOM.2008.285"},{"key":"e_1_3_2_2_77_1","volume-title":"ICSE","author":"Weiser Mark","year":"1981","unstructured":"Mark Weiser . Program Slicing . In ICSE , 1981 . Mark Weiser. Program Slicing. In ICSE, 1981."},{"key":"e_1_3_2_2_78_1","volume-title":"Aatish Kishan Varma, and Anirudh Sivaraman. Testing compilers for programmable switches through switch hardware simulation. ArXiv, abs\/2005.02310","author":"Wong Michael D.","year":"2020","unstructured":"Michael D. Wong , Aatish Kishan Varma, and Anirudh Sivaraman. Testing compilers for programmable switches through switch hardware simulation. ArXiv, abs\/2005.02310 , 2020 . Michael D. Wong, Aatish Kishan Varma, and Anirudh Sivaraman. Testing compilers for programmable switches through switch hardware simulation. ArXiv, abs\/2005.02310, 2020."}],"event":{"sponsor":["SIGCOMM ACM Special Interest Group on Data Communication"],"acronym":"SIGCOMM '20","name":"SIGCOMM '20: Annual conference of the ACM Special Interest Group on Data Communication on the applications, technologies, architectures, and protocols for computer communication","location":"Virtual Event USA"},"container-title":["Proceedings of the Annual conference of the ACM Special Interest Group on Data Communication on the applications, technologies, architectures, and protocols for computer communication"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3387514.3405852","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3387514.3405852","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:26:18Z","timestamp":1750206378000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3387514.3405852"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,30]]},"references-count":76,"alternative-id":["10.1145\/3387514.3405852","10.1145\/3387514"],"URL":"https:\/\/doi.org\/10.1145\/3387514.3405852","relation":{},"subject":[],"published":{"date-parts":[[2020,7,30]]},"assertion":[{"value":"2020-07-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}