{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:26:25Z","timestamp":1750220785362,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,5,11]],"date-time":"2020-05-11T00:00:00Z","timestamp":1589155200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,5,11]]},"DOI":"10.1145\/3387902.3392631","type":"proceedings-article","created":{"date-parts":[[2020,5,25]],"date-time":"2020-05-25T22:41:17Z","timestamp":1590446477000},"page":"81-88","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Design of an open-source bridge between non-coherent burst-based and coherent cache-line-based memory systems"],"prefix":"10.1145","author":[{"given":"Matheus","family":"Cavalcante","sequence":"first","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Kurth","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabian","family":"Schuiki","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich, Z\u00fcrich, Switzerland"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"Universit\u00e0 di Bologna, Bologna, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,5,23]]},"reference":[{"volume-title":"Probability, Statistics, and Queueing Theory with Computer Science Applications","author":"Allen Arnold O.","key":"e_1_3_2_1_1_1","unstructured":"Arnold O. Allen . 1990. Probability, Statistics, and Queueing Theory with Computer Science Applications . Academic Press Professional, Inc. , San Diego, CA, USA . Arnold O. Allen. 1990. Probability, Statistics, and Queueing Theory with Computer Science Applications. Academic Press Professional, Inc., San Diego, CA, USA."},{"key":"e_1_3_2_1_2_1","unstructured":"ARM 2009. Arm Cortex-A9 MPCore Technical Reference Manual. ARM. ARM DDI 0407E.  ARM 2009. Arm Cortex-A9 MPCore Technical Reference Manual. ARM. ARM DDI 0407E."},{"volume-title":"AMBA 5 CHI Architecture Specification. ARM","author":"ARM.","key":"e_1_3_2_1_3_1","unstructured":"ARM. 2018. AMBA 5 CHI Architecture Specification. ARM , Cambridge, England . ARM IHI 0050C. ARM. 2018. AMBA 5 CHI Architecture Specification. ARM, Cambridge, England. ARM IHI 0050C."},{"volume-title":"AMBA AXI and ACE. ARM","author":"ARM.","key":"e_1_3_2_1_4_1","unstructured":"ARM. 2019. AMBA AXI and ACE. ARM , Cambridge, England . ARM IHI 0022G. ARM. 2019. AMBA AXI and ACE. ARM, Cambridge, England. ARM IHI 0022G."},{"key":"e_1_3_2_1_5_1","volume-title":"Workshop on Operating Systems Platforms for Embedded Real-Time Applications (OSPERT)","author":"Renato Mancuso Rodolfo Pellizzoni Giovani Gracioli","year":"2018","unstructured":"Giovani Gracioli Renato Mancuso Rodolfo Pellizzoni Ayoosh Bansal , Rohan Tabish and Marco Caccamo . 2018 . Evaluating the memory subsystem of a configurable heterogeneous MPSoC . In Workshop on Operating Systems Platforms for Embedded Real-Time Applications (OSPERT) . Barcelona, Spain, 55. Giovani Gracioli Renato Mancuso Rodolfo Pellizzoni Ayoosh Bansal, Rohan Tabish and Marco Caccamo. 2018. Evaluating the memory subsystem of a configurable heterogeneous MPSoC. In Workshop on Operating Systems Platforms for Embedded Real-Time Applications (OSPERT). Barcelona, Spain, 55."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.44"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2554318"},{"volume-title":"CCIX Base Specification 1.0","author":"CCIX Consortium 2018.","key":"e_1_3_2_1_8_1","unstructured":"CCIX Consortium 2018. CCIX Base Specification 1.0 . CCIX Consortium . https:\/\/www.ccixconsortium.com\/library\/specification\/ CCIX Consortium 2018. CCIX Base Specification 1.0. CCIX Consortium. https:\/\/www.ccixconsortium.com\/library\/specification\/"},{"key":"e_1_3_2_1_9_1","unstructured":"Cray Inc. 2019. Cray XC Series. https:\/\/www.cray.com\/sites\/default\/files\/Cray-XC-Series-Brochure.pdf  Cray Inc. 2019. Cray XC Series. https:\/\/www.cray.com\/sites\/default\/files\/Cray-XC-Series-Brochure.pdf"},{"key":"e_1_3_2_1_10_1","unstructured":"CXL Consortium 2019. CXL 1.1 Specification. CXL Consortium. https:\/\/www.computeexpresslink.org\/resource-library  CXL Consortium 2019. CXL 1.1 Specification. CXL Consortium. https:\/\/www.computeexpresslink.org\/resource-library"},{"volume-title":"Principles and Practices of Interconnection Networks","author":"Dally William","key":"e_1_3_2_1_11_1","unstructured":"William Dally and Brian Towles . 2003. Principles and Practices of Interconnection Networks . Morgan Kaufmann Publishers Inc ., San Francisco, CA, USA. William Dally and Brian Towles. 2003. Principles and Practices of Interconnection Networks. Morgan Kaufmann Publishers Inc., San Francisco, CA, USA."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.37"},{"key":"e_1_3_2_1_13_1","unstructured":"Andrei Frumusanu. 2018. The Apple A12 - First Commercial 7nm Silicon. https:\/\/www.anandtech.com\/show\/13392\/the-iphone-xs-xs-max-review-unveiling-the-silicon-secrets\/2  Andrei Frumusanu. 2018. The Apple A12 - First Commercial 7nm Silicon. https:\/\/www.anandtech.com\/show\/13392\/the-iphone-xs-xs-max-review-unveiling-the-silicon-secrets\/2"},{"key":"e_1_3_2_1_14_1","unstructured":"Andrei Frumusanu. 2019. Samsung Announces the Exynos 9825 SoC: First 7nm EUV Silicon Chip. https:\/\/www.anandtech.com\/show\/14645\/samsung-announces-exynos-9825-first-7nm-euv-silicon-chip  Andrei Frumusanu. 2019. Samsung Announces the Exynos 9825 SoC: First 7nm EUV Silicon Chip. https:\/\/www.anandtech.com\/show\/14645\/samsung-announces-exynos-9825-first-7nm-euv-silicon-chip"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"e_1_3_2_1_16_1","unstructured":"Gen-Z Consortium 2018. Gen-Z Specification 1.0. Gen-Z Consortium. https:\/\/genzconsortium.org\/specifications\/  Gen-Z Consortium 2018. Gen-Z Specification 1.0. Gen-Z Consortium. https:\/\/genzconsortium.org\/specifications\/"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339595"},{"key":"e_1_3_2_1_18_1","volume-title":"Proceedings of the 43rd ACM\/IEEE International Symposium on Computer Architecture (ISCA. ACM. https:\/\/cpufpga.files.wordpress.com\/2016\/04\/harp_isca_2016_final.pdf","author":"Intel Corp.","year":"2016","unstructured":"Intel Corp. 2016 . IvyTown Xeon + FPGA: The HARP Program . In Proceedings of the 43rd ACM\/IEEE International Symposium on Computer Architecture (ISCA. ACM. https:\/\/cpufpga.files.wordpress.com\/2016\/04\/harp_isca_2016_final.pdf Intel Corp. 2016. IvyTown Xeon + FPGA: The HARP Program. In Proceedings of the 43rd ACM\/IEEE International Symposium on Computer Architecture (ISCA. ACM. https:\/\/cpufpga.files.wordpress.com\/2016\/04\/harp_isca_2016_final.pdf"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.3929\/ethz-b-000219249"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2018.00052"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3377555.3377891"},{"key":"e_1_3_2_1_22_1","unstructured":"NVIDIA. 2015. NVIDIA Tegra X1. https:\/\/international.download.nvidia.com\/pdf\/tegra\/Tegra-X1-whitepaper-v1.0.pdf  NVIDIA. 2015. NVIDIA Tegra X1. https:\/\/international.download.nvidia.com\/pdf\/tegra\/Tegra-X1-whitepaper-v1.0.pdf"},{"key":"e_1_3_2_1_23_1","unstructured":"NVIDIA 2017. NVIDIA Tesla V100 GPU Architecture. NVIDIA. https:\/\/images.nvidia.com\/content\/volta-architecture\/pdf\/volta-architecture-whitepaper.pdf v1.1.  NVIDIA 2017. NVIDIA Tesla V100 GPU Architecture. NVIDIA. https:\/\/images.nvidia.com\/content\/volta-architecture\/pdf\/volta-architecture-whitepaper.pdf v1.1."},{"key":"e_1_3_2_1_24_1","volume-title":"NVSwitch and DGX-2: NVLink Switching Chip and Scale-Up Compute Server","author":"NVIDIA.","year":"2018","unstructured":"NVIDIA. 2018. NVSwitch and DGX-2: NVLink Switching Chip and Scale-Up Compute Server . IEEE HotChips 30. https:\/\/www.hotchips.org\/hc30\/2conf\/2.01_Nvidia_NVswitch_HotChips 2018 _DGX2NVS_Final.pdf NVIDIA. 2018. NVSwitch and DGX-2: NVLink Switching Chip and Scale-Up Compute Server. IEEE HotChips 30. https:\/\/www.hotchips.org\/hc30\/2conf\/2.01_Nvidia_NVswitch_HotChips2018_DGX2NVS_Final.pdf"},{"key":"e_1_3_2_1_25_1","unstructured":"OpenCAPI Consortium 2016. OpenCAPI 4.0 Specifications. OpenCAPI Consortium. https:\/\/opencapi.org\/technical\/specifications\/  OpenCAPI Consortium 2016. OpenCAPI 4.0 Specifications. OpenCAPI Consortium. https:\/\/opencapi.org\/technical\/specifications\/"},{"key":"e_1_3_2_1_26_1","unstructured":"D.A. Patterson and J.L. Hennessy. 2017. Computer Organization and Design RISC-V Edition: The Hardware Software Interface. Elsevier Science Cambridge MA.  D.A. Patterson and J.L. Hennessy. 2017. Computer Organization and Design RISC-V Edition: The Hardware Software Interface. Elsevier Science Cambridge MA."},{"key":"e_1_3_2_1_27_1","unstructured":"Qualcomm Inc. 2019. Qualcomm Snapdragon 855 mobile platform product brief. https:\/\/en.wikichip.org\/w\/images\/3\/38\/snapdragon-855-mobile-platform-product-brief.pdf  Qualcomm Inc. 2019. Qualcomm Snapdragon 855 mobile platform product brief. https:\/\/en.wikichip.org\/w\/images\/3\/38\/snapdragon-855-mobile-platform-product-brief.pdf"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477325"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2513683.2513688"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2876312"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2380198"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2018.2856978"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"}],"event":{"name":"CF '20: Computing Frontiers Conference","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing"],"location":"Catania Sicily Italy","acronym":"CF '20"},"container-title":["Proceedings of the 17th ACM International Conference on Computing Frontiers"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3387902.3392631","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3387902.3392631","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:36Z","timestamp":1750200096000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3387902.3392631"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5,11]]},"references-count":33,"alternative-id":["10.1145\/3387902.3392631","10.1145\/3387902"],"URL":"https:\/\/doi.org\/10.1145\/3387902.3392631","relation":{},"subject":[],"published":{"date-parts":[[2020,5,11]]},"assertion":[{"value":"2020-05-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}