{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T11:37:14Z","timestamp":1761824234845,"version":"3.41.0"},"reference-count":37,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2020,6,21]],"date-time":"2020-06-21T00:00:00Z","timestamp":1592697600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Embed. Comput. Syst."],"published-print":{"date-parts":[[2020,7,31]]},"abstract":"<jats:p>An adaptive routing helps in evading early network saturation by steering data packets through the less congested area at the oppressive loaded situation. However, performances of adaptive routing are not always promising under all circumstances. Say for, given more freedom in choosing an alternate route on non-minimal paths for a substantially loaded network even may result in worsening network performances due to following longer route under adaptive routing. Here, underlying topology facilitates routing by offering more alternate short-cut routes on minimal or quasi-minimal paths. This work presents a congestion-aware (CA) adaptive routing for one-hop diagonally connected subnet-based mesh (SDmesh) network aiming to facilitate both performances and routing flexibility simultaneously. Our proposed technique on the selected system facilitates packet routing, offering more options in choosing an output link from minimal or quasi-minimal paths and hence helps in lowering packet delay by shortening the length of traversed traffic under the oppressive loaded situation. Furthermore, we have also employed a congestion-aware virtual input crossbar router aiming to split the entire network into two distinct logically separated sub-networks. It facilitates preserving important routing properties like deadlock, live-lock fairness, and other essential routing constraints. Experiments, conducted over two 8\u00d78- and 12\u00d712-sized networks, show an average improvement of 25--87.5% saturated latency and 60--83% throughput improvement under uniform traffic patterns for the proposed CA routing compared to centralized adaptive XY routing. Experimental results on application-specific PARSEC and SPLASH2 benchmark suites show an average of 22--50% latency and 23--30% throughput improvements by the proposed technique compared to centralized XY routing on the baseline mesh network. Moreover, experiments were also carried out to check the performance of the proposed routing method with different newly proposed deadlock-free adaptive routing approaches over the same subnet-based diagonal mesh (SDmesh) network and reported.<\/jats:p>","DOI":"10.1145\/3387928","type":"journal-article","created":{"date-parts":[[2020,6,22]],"date-time":"2020-06-22T02:39:31Z","timestamp":1592793571000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Application of Logical Sub-networking in Congestion-aware Deadlock-free SDmesh Routing"],"prefix":"10.1145","volume":"19","author":[{"given":"Tuhin Subhra","family":"Das","sequence":"first","affiliation":[{"name":"Indian Institute of Engineering Science and Technology, Shibpur, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prasun","family":"Ghosal","sequence":"additional","affiliation":[{"name":"Indian Institute of Engineering Science and Technology, Shibpur, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Navonil","family":"Chatterjee","sequence":"additional","affiliation":[{"name":"Lab-STICC, Universit\u00e9 Bretagne Sud"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arnab","family":"Nath","sequence":"additional","affiliation":[{"name":"Indian Institute of Engineering Science and Technology, Shibpur, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akash","family":"Banerjee","sequence":"additional","affiliation":[{"name":"Indian Institute of Engineering Science and Technology, Shibpur, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Subhojyoti","family":"Khastagir","sequence":"additional","affiliation":[{"name":"Indian Institute of Engineering Science and Technology, Shibpur, India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,6,21]]},"reference":[{"key":"e_1_2_1_1_1","first-page":"2","article-title":"Network-on-chip architectures and design methods","volume":"152","author":"Benini L.","year":"2005","journal-title":"IEE Proc. Comput. Dig. Techn."},{"key":"e_1_2_1_2_1","first-page":"4","article-title":"Performance evaluation of many-core systems: Case study with TILEPro64","volume":"7","author":"Kim Han-Yee","year":"2013","journal-title":"IET Comput. Dig. Techn."},{"volume-title":"Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC\u201908)","year":"2008","author":"Mattson T. G.","key":"e_1_2_1_3_1"},{"key":"e_1_2_1_4_1","unstructured":"2011. International Technology Roadmap for Semiconductors. Online. Retrieved from http:\/\/www.itrs2.net\/itrs-reports.html.  2011. International Technology Roadmap for Semiconductors. Online. Retrieved from http:\/\/www.itrs2.net\/itrs-reports.html."},{"volume-title":"Proceedings of the International Conference on Parallel Processing Workshops. 499--506","year":"2009","author":"Montanana J. M.","key":"e_1_2_1_5_1"},{"key":"e_1_2_1_6_1","unstructured":"William James Dally and Brian Patrick Towles. 2004. Principles and Practices of Interconnection Networks. Elsevier.  William James Dally and Brian Patrick Towles. 2004. Principles and Practices of Interconnection Networks. Elsevier."},{"volume-title":"Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture. 203--214","year":"2008","author":"Gratz P.","key":"e_1_2_1_7_1"},{"key":"e_1_2_1_8_1","doi-asserted-by":"crossref","unstructured":"Prasun Ghosal and Tuhin Subhra Das. 2013. Routing in Multicore NoCs. CRC Press 299--331. DOI:http:\/\/dx.doi.org\/10.1201\/b15268-17  Prasun Ghosal and Tuhin Subhra Das. 2013. Routing in Multicore NoCs. CRC Press 299--331. DOI:http:\/\/dx.doi.org\/10.1201\/b15268-17","DOI":"10.1201\/b15268-17"},{"volume-title":"Proceedings of the 12th International Conference on Distributed Computing Systems. 12--19","year":"1992","author":"Glass C. J.","key":"e_1_2_1_9_1"},{"key":"e_1_2_1_10_1","first-page":"7","article-title":"The odd-even turn model for adaptive routing","volume":"11","author":"Chiu Ge-Ming","year":"2000","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"volume-title":"Proceedings of the International Conference on Parallel Processing. 247--254","year":"2002","author":"Wu Jie","key":"e_1_2_1_11_1"},{"volume-title":"Proceedings 22nd Annual International Symposium on Computer Architecture. 201--210","year":"1995","author":"Anjan K. V.","key":"e_1_2_1_12_1"},{"volume-title":"Proceedings of the 43rd ACM\/IEEE Design Automation Conference. 849--852","year":"2006","author":"Li Ming","key":"e_1_2_1_13_1"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626408003363"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2013.09.006"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2017.10.011"},{"key":"e_1_2_1_17_1","unstructured":"Chrysostomos Nicopoulos Vijaykrishnan Narayanan and Chita R Das. 2009. Network-on-Chip Architectures: A Holistic Design Exploration. Vol. 45. Springer Science 8 Business Media.  Chrysostomos Nicopoulos Vijaykrishnan Narayanan and Chita R Das. 2009. Network-on-Chip Architectures: A Holistic Design Exploration. Vol. 45. Springer Science 8 Business Media."},{"volume-title":"Proceedings of the 5th ACM\/IEEE International Symposium. 17--24","year":"1999","author":"Alfaraj N.","key":"e_1_2_1_18_1"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/505348.505355"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016885"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/CADS.2010.5623552"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593242"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2953878"},{"volume-title":"Proceedings of the IEEE 16th International Symposium on High Performance Computer Architecture (HPCA\u201910)","author":"Miller J. E.","key":"e_1_2_1_24_1"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-014-1178-x"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.3364"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2018.01.005"},{"volume-title":"Proceedings of the 20th Euromicro International Conference on Parallel, Distributed and Network-based Processing. 457--464","year":"2012","author":"Wang C.","key":"e_1_2_1_28_1"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1080\/00207210701306462"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024723.2000117"},{"volume-title":"Proceedings of the 19th Annual International Symposium on Computer Architecture (ISCA\u201992)","author":"Christopher","key":"e_1_2_1_32_1"},{"volume-title":"Proceedings of the International Symposium on VLSI Design, Automation, and Test (VLSI-DAT\u201913)","year":"2013","author":"Tsai P.","key":"e_1_2_1_33_1"},{"volume-title":"Proceedings of the IEEE 6th International Symposium on Embedded Multicore SoCs. 175--182","year":"2012","author":"Kuo Y.","key":"e_1_2_1_34_1"},{"key":"e_1_2_1_35_1","first-page":"2","article-title":"Centralized adaptive routing for NoCs","volume":"9","author":"Manevich Ran","year":"2010","journal-title":"IEEE Comput. Archit. Lett."},{"volume-title":"Proceedings of the 22nd Annual International Symposium on Computer Architecture. 24--36","author":"Woo S. C.","key":"e_1_2_1_36_1"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"}],"container-title":["ACM Transactions on Embedded Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3387928","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3387928","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:42Z","timestamp":1750200102000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3387928"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,6,21]]},"references-count":37,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020,7,31]]}},"alternative-id":["10.1145\/3387928"],"URL":"https:\/\/doi.org\/10.1145\/3387928","relation":{},"ISSN":["1539-9087","1558-3465"],"issn-type":[{"type":"print","value":"1539-9087"},{"type":"electronic","value":"1558-3465"}],"subject":[],"published":{"date-parts":[[2020,6,21]]},"assertion":[{"value":"2019-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-06-21","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}