{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:49:12Z","timestamp":1762033752516,"version":"3.41.0"},"reference-count":58,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2020,5,30]],"date-time":"2020-05-30T00:00:00Z","timestamp":1590796800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2020,6,30]]},"abstract":"<jats:p>Polar codes are a new error correction code family that should be benchmarked and evaluated in comparison to LDPC and turbo-codes. Indeed, recent advances in the 5G digital communication standard recommended the use of polar codes in EMBB control channels. However, in many cases, the implementation of efficient FEC hardware decoders is challenging. Specialised knowledge is required to enable and facilitate testing, rapid design iterations, and fast prototyping. In this article, a model-based design methodology to generate efficient hardware SC polar code decoders is presented. With HLS design process and tools, we demonstrate how FPGA system designers can quickly develop complex hardware systems with good performances. The favourable impact of design space exploration is underlined on achievable performances when a relevant computation model is used. The flexibility of the abstraction layers is evaluated. Hardware decoder generation efficiency is assessed and compared to competing approaches. It is shown that the fine-tuning of computation parallelism, bit length, pruning level, and working frequency help to design high-throughput decoders with moderate hardware complexities. Decoding throughputs higher than 300 Mbps are achieved on an Xilinx Virtex-7 device and on an Altera Stratix IV device.<\/jats:p>","DOI":"10.1145\/3391431","type":"journal-article","created":{"date-parts":[[2020,5,31]],"date-time":"2020-05-31T04:09:22Z","timestamp":1590898162000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Model-based Design of Hardware SC Polar Decoders for FPGAs"],"prefix":"10.1145","volume":"13","author":[{"given":"Yann","family":"Delomier","sequence":"first","affiliation":[{"name":"Bordeaux INP, Univ. Bordeaux, CNRS, IMS, UMR 5218, Avenue des Facult\u00e9s, Talence, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2269-8756","authenticated-orcid":false,"given":"Bertrand Le","family":"Gal","sequence":"additional","affiliation":[{"name":"Bordeaux INP, Univ. Bordeaux, CNRS, IMS, UMR 5218, Avenue des Facult\u00e9s, Talence, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jer\u00e9mie","family":"Crenne","sequence":"additional","affiliation":[{"name":"Bordeaux INP, Univ. Bordeaux, CNRS, IMS, UMR 5218, Avenue des Facult\u00e9s, Talence, France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christophe","family":"Jego","sequence":"additional","affiliation":[{"name":"Bordeaux INP, Univ. Bordeaux, CNRS, IMS, UMR 5218, Avenue des Facult\u00e9s, Talence, France"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,5,30]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"3GPP TS 38.212. 2018. Multiplexing and Channel Coding. 3GPP TS 38.212 V15.2.0.  3GPP TS 38.212. 2018. Multiplexing and Channel Coding. 3GPP TS 38.212 V15.2.0."},{"volume-title":"Proceedings of the Asilomar Conference.","author":"Afisiadis O.","key":"e_1_2_1_2_1"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2011.101811.111480"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2013.3411"},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2727221"},{"key":"e_1_2_1_6_1","first-page":"6","article-title":"A performance comparison of polar codes and Reed-Muller codes","volume":"12","author":"Arikan E.","year":"2008","journal-title":"IEEE Commun. Lett."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2009.2021379"},{"volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201915)","author":"Balatsoukas-Stimming A.","key":"e_1_2_1_8_1"},{"key":"e_1_2_1_9_1","first-page":"8","article-title":"Hardware architecture for list successive cancellation decoding of polar codes","volume":"61","author":"Balatsoukas-Stimming Alexios","year":"2014","journal-title":"IEEE Trans. Circ. Syst. II: Expr. Briefs"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-016-1179-5"},{"volume":"317","volume-title":"Proceedings of the 28th International Workshop on Languages and Compilers for Parallel Computing (LCPC\u201915)","author":"Cassagne A.","key":"e_1_2_1_11_1"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2013.070213.120789"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_2_1_14_1","doi-asserted-by":"crossref","unstructured":"P. Coussy and A. Morawiec (Eds.). 2008. High-Level Synthesis from Algorithm to Digital Circuit. Springer.  P. Coussy and A. Morawiec (Eds.). 2008. High-Level Synthesis from Algorithm to Digital Circuit. Springer.","DOI":"10.1007\/978-1-4020-8588-8"},{"key":"e_1_2_1_15_1","first-page":"3","article-title":"6G vision and requirements: Is there any need for beyond 5G","volume":"13","author":"David K.","year":"2018","journal-title":"IEEE Vehic. Technol. Mag."},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISTC.2018.8625288"},{"key":"e_1_2_1_17_1","first-page":"3","article-title":"A high-throughput energy-efficient implementation of successive cancellation decoder for polar codes using combinational logic","volume":"63","author":"Dizdar O.","year":"2016","journal-title":"IEEE Trans. Circ. Syst. I: Regul. Pap."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2015.2504318"},{"volume-title":"Proceedings of Asilomar Conference on Signals, Systems and Computers. 1194--1198","author":"Giard P.","key":"e_1_2_1_19_1"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-016-1173-y"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-016-1157-y"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2586218"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2014.4432"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2017.2740305"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2017.2740305"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2017.2740204"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2019.2944738"},{"volume-title":"Polar code decoder exploration framework. Adv. Radio Sci. 16 (May","year":"2018","author":"Kestel Claus","key":"e_1_2_1_28_1"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2018.18.5.593"},{"key":"e_1_2_1_30_1","first-page":"7","article-title":"Efficient sorting architecture for successive-cancellation-list decoding of polar codes","volume":"63","author":"Kong Byeong Yong","year":"2016","journal-title":"IEEE Trans. Circ. Syst. II: Expr. Briefs"},{"volume-title":"Proceedings of the IEEE International Workshop on Signal Processing Systems (SIPS\u201914)","author":"Gal B. Le","key":"e_1_2_1_31_1"},{"key":"e_1_2_1_32_1","first-page":"2","article-title":"Multi-Gb\/s software decoding of polar codes","volume":"63","author":"Gal B. Le","year":"2015","journal-title":"IEEE Trans. Sign. Process."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527259"},{"volume-title":"Proceedings of the IEEE Internationnal Workshop on Signal Processing Systems (SIPS\u201917)","author":"Gal B. Le","key":"e_1_2_1_34_1"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2012.2223693"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-012-0685-3"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2012.111612.121898"},{"key":"e_1_2_1_38_1","first-page":"4","article-title":"Enhanced metric sorting for successive cancellation list decoding of polar codes","volume":"22","author":"Li Huan","year":"2018","journal-title":"IEEE Commun. Lett."},{"volume-title":"Proceedings of the 2nd IEEE International Conference on Computer and Communications (ICCC\u201916)","author":"Li Y.","key":"e_1_2_1_39_1"},{"volume-title":"Proceedings of the IEEE Global Communications Conference (GLOBECOM\u201916)","author":"Liang X.","key":"e_1_2_1_40_1"},{"volume-title":"Proceedings of the Ultra-Reliable and Mission Critical Communication Workshop.","author":"Liva G.","key":"e_1_2_1_41_1"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.83"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2012.090312.121501"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2012.1459"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2014.6852102"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/GlobalSIP.2013.6737143"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2014.2347262"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2014.140514"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2013.2272694"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2015.2410251"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056843"},{"key":"e_1_2_1_52_1","unstructured":"Xilinx. 2017. Vivado Design Suite User Guide: High-Level Synthesis ((v2017.1).  Xilinx. 2017. Vivado Design Suite User Guide: High-Level Synthesis ((v2017.1)."},{"key":"e_1_2_1_53_1","unstructured":"Xilinx. 2019. 7 Series FPGAs Memory Resources: User Guide (v1.14).  Xilinx. 2019. 7 Series FPGAs Memory Resources: User Guide (v1.14)."},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2018.8579335"},{"key":"e_1_2_1_55_1","first-page":"4","article-title":"Low-latency successive-cancellation polar decoder architectures using 2-bit decoding","volume":"61","author":"Yuan B.","year":"2014","journal-title":"IEEE Trans. Circ. Syst. I: Regul. Pap."},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2013.2251339"},{"key":"e_1_2_1_57_1","doi-asserted-by":"crossref","unstructured":"X. Zhang X. Yan Q. Zeng J. Cui N. Cao and R. Higgs. 2018. High-throughput fast-SSC polar decoder for wireless communications. Wireless Commun. Mobile Comput. 2018 Article 7428039 (Jul. 2018) 1--10. DOI:https:\/\/doi.org\/10.1155\/2018\/7428039  X. Zhang X. Yan Q. Zeng J. Cui N. Cao and R. Higgs. 2018. High-throughput fast-SSC polar decoder for wireless communications. Wireless Commun. Mobile Comput. 2018 Article 7428039 (Jul. 2018) 1--10. DOI:https:\/\/doi.org\/10.1155\/2018\/7428039","DOI":"10.1155\/2018\/7428039"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2019.2910059"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3391431","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3391431","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:41Z","timestamp":1750200101000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3391431"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5,30]]},"references-count":58,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2020,6,30]]}},"alternative-id":["10.1145\/3391431"],"URL":"https:\/\/doi.org\/10.1145\/3391431","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2020,5,30]]},"assertion":[{"value":"2019-08-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-05-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}