{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:25:47Z","timestamp":1750220747995,"version":"3.41.0"},"reference-count":82,"publisher":"Association for Computing Machinery (ACM)","issue":"2","license":[{"start":{"date-parts":[[2020,6,9]],"date-time":"2020-06-09T00:00:00Z","timestamp":1591660800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100014718","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1763681,1908793,1931531,1822923,1629129"],"award-info":[{"award-number":["1763681,1908793,1931531,1822923,1629129"]}],"id":[{"id":"10.13039\/100014718","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["Proc. ACM Meas. Anal. Comput. Syst."],"published-print":{"date-parts":[[2020,6,9]]},"abstract":"<jats:p>The number of cores and the capacities of main memory in modern systems have been growing significantly. Specifically, memory scaling, although at a slower pace than computation scaling, provided opportunities for very large DRAMs with Terabytes (TBs) capacity. Consequently, addressing the performance and energy consumption bottlenecks of DRAMs is more important than ever. DRAM memory refresh operation is one of the main contributing factors to the memory overheads, especially for large capacity DRAMs used in modern servers and emerging large-scale data centers. This paper addresses the memory refresh problem by leveraging the fact that most cloud servers host virtualized systems that use similar kernels, libraries, etc. We propose and experimentally evaluate a novel approach that exploits this observation to address the DRAM refresh overhead in such systems. More specifically, in this work, we present DSM, a light-weight hardware extension in memory controller to detect the pages with same content in memory and refresh only one of them and redirect the requests to the others to this page. Our detailed experimental analysis shows that the proposed DSM design can reduce 99\\textsuperscriptth percentile memory access latency by up to 2.01x, and it also reduces the overall memory energy consumption by up to 8.5%.<\/jats:p>","DOI":"10.1145\/3392151","type":"journal-article","created":{"date-parts":[[2020,6,9]],"date-time":"2020-06-09T22:10:12Z","timestamp":1591740612000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["DSM"],"prefix":"10.1145","volume":"4","author":[{"given":"Seyed Armin","family":"Vakil Ghahani","sequence":"first","affiliation":[{"name":"Pennsylvania State University, State College, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmut Taylan","family":"Kandemir","sequence":"additional","affiliation":[{"name":"Pennsylvania State University, State College, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jagadish B.","family":"Kotra","sequence":"additional","affiliation":[{"name":"AMD Research, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,6,12]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_2_1_2_1","unstructured":"Amazon. 2020. Amazon AWS EC2. https:\/\/aws.amazon.com\/ec2\/  Amazon. 2020. Amazon AWS EC2. https:\/\/aws.amazon.com\/ec2\/"},{"key":"e_1_2_1_3_1","volume-title":"Proceedings of the linux symposium . Citeseer","author":"Arcangeli Andrea","year":"2009","unstructured":"Andrea Arcangeli , Izik Eidus , and Chris Wright . 2009 . Increasing memory density by using KSM . In Proceedings of the linux symposium . Citeseer , Montreal, Canada, 19--28. Andrea Arcangeli, Izik Eidus, and Chris Wright. 2009. Increasing memory density by using KSM. In Proceedings of the linux symposium . Citeseer, Montreal, Canada, 19--28."},{"key":"e_1_2_1_4_1","volume-title":"FireBox: A Hardware Building Block for 2020 Warehouse-Scale Computers. In 12th USENIX Conference on File and Storage Technologies (FAST 14)","author":"Asanovi\u0107 Krste","year":"2014","unstructured":"Krste Asanovi\u0107 . 2014 . FireBox: A Hardware Building Block for 2020 Warehouse-Scale Computers. In 12th USENIX Conference on File and Storage Technologies (FAST 14) . USENIX Association, Santa Clara, CA. Krste Asanovi\u0107. 2014. FireBox: A Hardware Building Block for 2020 Warehouse-Scale Computers. In 12th USENIX Conference on File and Storage Technologies (FAST 14) . USENIX Association, Santa Clara, CA."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289187"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2821144"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00021"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00053"},{"key":"e_1_2_1_9_1","first-page":"29","volume-title":"Evaluation of Hardware Data Prefetchers on Server Processors. ACM Comput. Surv.","volume":"52","author":"Bakhshalipour Mohammad","year":"2019","unstructured":"Mohammad Bakhshalipour , Seyedali Tabaeiaghdaei , Pejman Lotfi-Kamran , and Hamid Sarbazi-Azad . 2019 c . Evaluation of Hardware Data Prefetchers on Server Processors. ACM Comput. Surv. , Vol. 52 , 3, Article Article 52 (June 2019), bibinfonumpages 29 pages. Mohammad Bakhshalipour, Seyedali Tabaeiaghdaei, Pejman Lotfi-Kamran, and Hamid Sarbazi-Azad. 2019 c. Evaluation of Hardware Data Prefetchers on Server Processors. ACM Comput. Surv. , Vol. 52, 3, Article Article 52 (June 2019), bibinfonumpages29 pages."},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.2200\/S00874ED3V01Y201809CAC046"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1247360.1247401"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750408"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597929"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151007"},{"key":"e_1_2_1_18_1","unstructured":"Winter Corp. 2020. WinterCorp. Big Data and Data Warehousing. http:\/\/www.wintercorp.com\/  Winter Corp. 2020. WinterCorp. Big Data and Data Warehousing. http:\/\/www.wintercorp.com\/"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2408776.2408794"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/1323293.1294281"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541941"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950392"},{"key":"e_1_2_1_23_1","volume-title":"FaRM: Fast Remote Memory. In 11th USENIX Symposium on Networked Systems Design and Implementation (NSDI 14)","author":"Aleksandar Dragojevi\u0107","year":"2014","unstructured":"Aleksandar Dragojevi\u0107 , Dushyanth Narayanan , Miguel Castro , and Orion Hodson . 2014 . FaRM: Fast Remote Memory. In 11th USENIX Symposium on Networked Systems Design and Implementation (NSDI 14) . USENIX Association, Seattle, WA, 401--414. Aleksandar Dragojevi\u0107 , Dushyanth Narayanan, Miguel Castro, and Orion Hodson. 2014. FaRM: Fast Remote Memory. In 11th USENIX Symposium on Networked Systems Design and Implementation (NSDI 14). USENIX Association, Seattle, WA, 401--414."},{"key":"e_1_2_1_24_1","volume-title":"The Design and Operation of CloudLab. In 2019 USENIX Annual Technical Conference (USENIX ATC 19)","author":"Duplyakin Dmitry","year":"2019","unstructured":"Dmitry Duplyakin , Robert Ricci , Aleksander Maricq , Gary Wong , Jonathon Duerig , Eric Eide , Leigh Stoller , Mike Hibler , David Johnson , Kirk Webb , Aditya Akella , Kuangching Wang , Glenn Ricart , Larry Landweber , Chip Elliott , Michael Zink , Emmanuel Cecchet , Snigdhaswin Kar , and Prabodh Mishra . 2019 . The Design and Operation of CloudLab. In 2019 USENIX Annual Technical Conference (USENIX ATC 19) . USENIX Association, Renton, WA, 1--14. Dmitry Duplyakin, Robert Ricci, Aleksander Maricq, Gary Wong, Jonathon Duerig, Eric Eide, Leigh Stoller, Mike Hibler, David Johnson, Kirk Webb, Aditya Akella, Kuangching Wang, Glenn Ricart, Larry Landweber, Chip Elliott, Michael Zink, Emmanuel Cecchet, Snigdhaswin Kar, and Prabodh Mishra. 2019. The Design and Operation of CloudLab. In 2019 USENIX Annual Technical Conference (USENIX ATC 19). USENIX Association, Renton, WA, 1--14."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.748803"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358260"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3241038"},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.375174"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989100"},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the 8th USENIX Conference on Operating Systems Design and Implementation (OSDI'08)","author":"Gupta Diwaker","year":"2008","unstructured":"Diwaker Gupta , Sangmin Lee , Michael Vrable , Stefan Savage , Alex C. Snoeren , George Varghese , Geoffrey M. Voelker , and Amin Vahdat . 2008 . Difference Engine: Harnessing Memory Redundancy in Virtual Machines . In Proceedings of the 8th USENIX Conference on Operating Systems Design and Implementation (OSDI'08) . USENIX Association, Berkeley, CA, USA, 309--322. Diwaker Gupta, Sangmin Lee, Michael Vrable, Stefan Savage, Alex C. Snoeren, George Varghese, Geoffrey M. Voelker, and Amin Vahdat. 2008. Difference Engine: Harnessing Memory Redundancy in Virtual Machines. In Proceedings of the 8th USENIX Conference on Operating Systems Design and Implementation (OSDI'08). USENIX Association, Berkeley, CA, USA, 309--322."},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322231"},{"key":"e_1_2_1_32_1","volume-title":"SPEC CPU2006 Benchmark Descriptions. SIGARCH Comput. Archit. News","volume":"34","author":"Henning John L.","year":"2006","unstructured":"John L. Henning . 2006 . SPEC CPU2006 Benchmark Descriptions. SIGARCH Comput. Archit. News , Vol. 34 , 4 (Sept. 2006), 1--17. John L. Henning. 2006. SPEC CPU2006 Benchmark Descriptions. SIGARCH Comput. Archit. News , Vol. 34, 4 (Sept. 2006), 1--17."},{"key":"e_1_2_1_33_1","unstructured":"IBM. 2020. IBM Cloud Services. https:\/\/www.ibm.com\/services\/cloud  IBM. 2020. IBM Cloud Services. https:\/\/www.ibm.com\/services\/cloud"},{"key":"e_1_2_1_34_1","unstructured":"Intel. 2017. Intel Optane Memory . https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/product-briefs\/optane-memory-brief.pdf  Intel. 2017. Intel Optane Memory . https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/product-briefs\/optane-memory-brief.pdf"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2996890.2996895"},{"key":"e_1_2_1_36_1","volume-title":"Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 42)","author":"Isen Ciji","year":"2009","unstructured":"Ciji Isen and Lizy John . 2009 . ESKIMO: Energy Savings Using Semantic Knowledge of Inconsequential Memory Occupancy for DRAM Subsystem . In Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 42) . Association for Computing Machinery, New York, NY, USA, 337--346. Ciji Isen and Lizy John. 2009. ESKIMO: Energy Savings Using Semantic Knowledge of Inconsequential Memory Occupancy for DRAM Subsystem. In Proceedings of the 42nd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 42). Association for Computing Machinery, New York, NY, USA, 337--346."},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"e_1_2_1_38_1","unstructured":"Uksong Kang Hak-Soo Yu Churoo Park Hongzhong Zheng John Halbert Kuljit Bains S Jang and Joo Sun Choi. 2014. Co-architecting controllers and DRAM to enhance DRAM process scaling. In The Memory Forum .  Uksong Kang Hak-Soo Yu Churoo Park Hongzhong Zheng John Halbert Kuljit Bains S Jang and Joo Sun Choi. 2014. Co-architecting controllers and DRAM to enhance DRAM process scaling. In The Memory Forum ."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830797"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2016.7581261"},{"volume-title":"The 2014 ACM International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS '14)","author":"Khan Samira","key":"e_1_2_1_41_1","unstructured":"Samira Khan , Donghyuk Lee , Yoongu Kim , Alaa R. Alameldeen , Chris Wilkerson , and Onur Mutlu . 2014. The Efficacy of Error Mitigation Techniques for DRAM Retention Failures: A Comparative Experimental Study . In The 2014 ACM International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS '14) . Association for Computing Machinery , New York, NY, USA , 519--532. Samira Khan, Donghyuk Lee, Yoongu Kim, Alaa R. Alameldeen, Chris Wilkerson, and Onur Mutlu. 2014. The Efficacy of Error Mitigation Techniques for DRAM Retention Failures: A Comparative Experimental Study. In The 2014 ACM International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS '14). Association for Computing Machinery, New York, NY, USA, 519--532."},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001178"},{"volume-title":"Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '17)","author":"Kotra Jagadish B.","key":"e_1_2_1_43_1","unstructured":"Jagadish B. Kotra , Narges Shahidi , Zeshan A. Chishti , and Mahmut T. Kandemir . 2017. Hardware-Software Co-design to Mitigate DRAM Refresh Overheads: A Case for Refresh-Aware Process Scheduling . In Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '17) . ACM, New York, NY, USA, 723--736. Jagadish B. Kotra, Narges Shahidi, Zeshan A. Chishti, and Mahmut T. Kandemir. 2017. Hardware-Software Co-design to Mitigate DRAM Refresh Overheads: A Case for Refresh-Aware Process Scheduling. In Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '17). ACM, New York, NY, USA, 723--736."},{"key":"e_1_2_1_44_1","volume-title":"Kandemir","author":"Kotra Jagadish B.","year":"2018","unstructured":"Jagadish B. Kotra , Haibo Zhang , Alaa R. Alameldeen , Chris Wilkerson , and Mahmut T . Kandemir . 2018 . CHAMELEON : A Dynamically Reconfigurable Heterogeneous Memory System. In Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-51). IEEE Press , Fukuoka, Japan, 533--545. Jagadish B. Kotra, Haibo Zhang, Alaa R. Alameldeen, Chris Wilkerson, and Mahmut T. Kandemir. 2018. CHAMELEON: A Dynamically Reconfigurable Heterogeneous Memory System. In Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-51). IEEE Press, Fukuoka, Japan, 533--545."},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"e_1_2_1_46_1","volume-title":"Coordinated and Efficient Huge Page Management with Ingens. In 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI 16)","author":"Kwon Youngjin","year":"2016","unstructured":"Youngjin Kwon , Hangchen Yu , Simon Peter , Christopher J. Rossbach , and Emmett Witchel . 2016 . Coordinated and Efficient Huge Page Management with Ingens. In 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI 16) . USENIX Association, Savannah, GA, 705--721. Youngjin Kwon, Hangchen Yu, Simon Peter, Christopher J. Rossbach, and Emmett Witchel. 2016. Coordinated and Efficient Huge Page Management with Ingens. In 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI 16). USENIX Association, Savannah, GA, 705--721."},{"volume-title":"Proceedings of the ACM Symposium on Cloud Computing (SOCC '14)","author":"Li Jialin","key":"e_1_2_1_47_1","unstructured":"Jialin Li , Naveen Kr. Sharma , Dan R. K. Ports , and Steven D. Gribble . 2014. Tales of the Tail: Hardware, OS, and Application-Level Sources of Tail Latency . In Proceedings of the ACM Symposium on Cloud Computing (SOCC '14) . Association for Computing Machinery, New York, NY, USA, 1--14. Jialin Li, Naveen Kr. Sharma, Dan R. K. Ports, and Steven D. Gribble. 2014. Tales of the Tail: Hardware, OS, and Application-Level Sources of Tail Latency. In Proceedings of the ACM Symposium on Cloud Computing (SOCC '14). Association for Computing Machinery, New York, NY, USA, 1--14."},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSUSC.2017.2722822"},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555815.1555789"},{"volume-title":"Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture (HPCA '12)","author":"Lim Kevin","key":"e_1_2_1_51_1","unstructured":"Kevin Lim , Yoshio Turner , Jose Renato Santos , Alvin AuYoung , Jichuan Chang , Parthasarathy Ranganathan , and Thomas F. Wenisch . 2012. System-Level Implications of Disaggregated Memory . In Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture (HPCA '12) . IEEE Computer Society, USA, 1--12. Kevin Lim, Yoshio Turner, Jose Renato Santos, Alvin AuYoung, Jichuan Chang, Parthasarathy Ranganathan, and Thomas F. Wenisch. 2012. System-Level Implications of Disaggregated Memory. In Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture (HPCA '12). IEEE Computer Society, USA, 1--12."},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2017.8046334"},{"key":"e_1_2_1_53_1","unstructured":"Linux. 2009. Linux KSM - Kernel Samepage Merging (KSM) . https:\/\/www.linux-kvm.org\/page\/KSM  Linux. 2009. Linux KSM - Kernel Samepage Merging (KSM) . https:\/\/www.linux-kvm.org\/page\/KSM"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"volume-title":"Proceedings of the Sixteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XVI). ACM","author":"Liu Song","key":"e_1_2_1_56_1","unstructured":"Song Liu , Karthik Pattabiraman , Thomas Moscibroda , and Benjamin G. Zorn . 2011. Flikker: Saving DRAM Refresh-power Through Critical Data Partitioning . In Proceedings of the Sixteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XVI). ACM , New York, NY, USA, 213--224. Song Liu, Karthik Pattabiraman, Thomas Moscibroda, and Benjamin G. Zorn. 2011. Flikker: Saving DRAM Refresh-power Through Critical Data Partitioning. In Proceedings of the Sixteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XVI). ACM, New York, NY, USA, 213--224."},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378497"},{"key":"e_1_2_1_58_1","volume-title":"Wenisch","author":"Meisner David","year":"2012","unstructured":"David Meisner , Junjie Wu , and Thomas F . Wenisch . 2012 . BigHouse : A Simulation Infrastructure for Data Center Systems. In Proceedings of the 2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS '12). IEEE Computer Society, USA, 35--45. David Meisner, Junjie Wu, and Thomas F. Wenisch. 2012. BigHouse: A Simulation Infrastructure for Data Center Systems. In Proceedings of the 2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS '12). IEEE Computer Society, USA, 35--45."},{"key":"e_1_2_1_59_1","unstructured":"Microsoft. 2020. Microsoft Azure . https:\/\/azure.microsoft.com\/en-us\/pricing\/details\/virtual-machines\/linux\/  Microsoft. 2020. Microsoft Azure . https:\/\/azure.microsoft.com\/en-us\/pricing\/details\/virtual-machines\/linux\/"},{"key":"e_1_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00037"},{"volume-title":"Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA '13)","author":"Mukundan Janani","key":"e_1_2_1_61_1","unstructured":"Janani Mukundan , Hillery Hunter , Kyu-hyoun Kim, Jeffrey Stuecheli , and Jos\u00e9 F . Mart'inez. 2013. Understanding and Mitigating Refresh Overheads in High-Density DDR4 DRAM Systems . In Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA '13) . Association for Computing Machinery, New York, NY, USA, 48--59. Janani Mukundan, Hillery Hunter, Kyu-hyoun Kim, Jeffrey Stuecheli, and Jos\u00e9 F. Mart'inez. 2013. Understanding and Mitigating Refresh Overheads in High-Density DDR4 DRAM Systems. In Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA '13). Association for Computing Machinery, New York, NY, USA, 48--59."},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00055"},{"key":"e_1_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/2644865.2541965"},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.Companion.2012.146"},{"key":"e_1_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173203"},{"key":"e_1_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"e_1_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00023"},{"key":"e_1_2_1_70_1","unstructured":"Samsung. 2020. Samsung DDR4. https:\/\/www.samsung.com\/semiconductor\/dram\/ddr4\/  Samsung. 2020. Samsung DDR4. https:\/\/www.samsung.com\/semiconductor\/dram\/ddr4\/"},{"key":"e_1_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.29"},{"volume-title":"Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-46)","author":"Seshadri Vivek","key":"e_1_2_1_72_1","unstructured":"Vivek Seshadri , Yoongu Kim , Chris Fallin , Donghyuk Lee , Rachata Ausavarungnirun , Gennady Pekhimenko , Yixin Luo , Onur Mutlu , Phillip B. Gibbons , Michael A. Kozuch, and et al. 2013. RowClone: Fast and Energy-Efficient in-DRAM Bulk Data Copy and Initialization . In Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-46) . Association for Computing Machinery, New York, NY, USA, 185--197. Vivek Seshadri, Yoongu Kim, Chris Fallin, Donghyuk Lee, Rachata Ausavarungnirun, Gennady Pekhimenko, Yixin Luo, Onur Mutlu, Phillip B. Gibbons, Michael A. Kozuch, and et al. 2013. RowClone: Fast and Energy-Efficient in-DRAM Bulk Data Copy and Initialization. In Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-46). Association for Computing Machinery, New York, NY, USA, 185--197."},{"volume-title":"Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-50 '17)","author":"Seshadri Vivek","key":"e_1_2_1_73_1","unstructured":"Vivek Seshadri , Donghyuk Lee , Thomas Mullins , Hasan Hassan , Amirali Boroumand , Jeremie Kim , Michael A. Kozuch , Onur Mutlu , Phillip B. Gibbons , and Todd C. Mowry . 2017. Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology . In Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-50 '17) . Association for Computing Machinery, New York, NY, USA, 273--287. Vivek Seshadri, Donghyuk Lee, Thomas Mullins, Hasan Hassan, Amirali Boroumand, Jeremie Kim, Michael A. Kozuch, Onur Mutlu, Phillip B. Gibbons, and Todd C. Mowry. 2017. Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology. In Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-50 '17). Association for Computing Machinery, New York, NY, USA, 273--287."},{"key":"e_1_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124540"},{"volume-title":"Proceedings of the 28th ACM International Conference on Supercomputing (ICS '14)","author":"Tian Yingying","key":"e_1_2_1_75_1","unstructured":"Yingying Tian , Samira M. Khan , Daniel A. Jim\u00e9nez , and Gabriel H. Loh . 2014. Last-level Cache Deduplication . In Proceedings of the 28th ACM International Conference on Supercomputing (ICS '14) . ACM, New York, NY, USA, 53--62. Yingying Tian, Samira M. Khan, Daniel A. Jim\u00e9nez, and Gabriel H. Loh. 2014. Last-level Cache Deduplication. In Proceedings of the 28th ACM International Conference on Supercomputing (ICS '14). ACM, New York, NY, USA, 53--62."},{"key":"e_1_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378607"},{"key":"e_1_2_1_77_1","unstructured":"Ubuntu. 2020. Ubuntu Server . https:\/\/www.ubuntu.com\/server  Ubuntu. 2020. Ubuntu Server . https:\/\/www.ubuntu.com\/server"},{"key":"e_1_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/2535372.2535392"},{"key":"e_1_2_1_79_1","article-title":"Memory Resource Management in VMware ESX Server","volume":"36","author":"Waldspurger Carl A.","year":"2003","unstructured":"Carl A. Waldspurger . 2003 . Memory Resource Management in VMware ESX Server . SIGOPS Oper. Syst. Rev. , Vol. 36 , SI (Dec. 2003), 181--194. Carl A. Waldspurger. 2003. Memory Resource Management in VMware ESX Server. SIGOPS Oper. Syst. Rev. , Vol. 36, SI (Dec. 2003), 181--194.","journal-title":"SIGOPS Oper. Syst. Rev."},{"key":"e_1_2_1_80_1","volume-title":"16th USENIX Conference on File and Storage Technologies (FAST 18)","author":"Xia Nai","year":"2018","unstructured":"Nai Xia , Chen Tian , Yan Luo , Hang Liu , and Xiaoliang Wang . 2018 . UKSM: Swift Memory Deduplication via Hierarchical and Adaptive Memory Region Distilling . In 16th USENIX Conference on File and Storage Technologies (FAST 18) . USENIX Association, Oakland, CA, 325--340. Nai Xia, Chen Tian, Yan Luo, Hang Liu, and Xiaoliang Wang. 2018. UKSM: Swift Memory Deduplication via Hierarchical and Adaptive Memory Region Distilling. In 16th USENIX Conference on File and Storage Technologies (FAST 18) . USENIX Association, Oakland, CA, 325--340."},{"key":"e_1_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/2670979.2670990"},{"key":"e_1_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.53"},{"key":"e_1_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001186"}],"container-title":["Proceedings of the ACM on Measurement and Analysis of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3392151","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3392151","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:38:49Z","timestamp":1750199929000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3392151"}},"subtitle":["A Case for Hardware-Assisted Merging of DRAM Rows with Same Content"],"short-title":[],"issued":{"date-parts":[[2020,6,9]]},"references-count":82,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2020,6,9]]}},"alternative-id":["10.1145\/3392151"],"URL":"https:\/\/doi.org\/10.1145\/3392151","relation":{},"ISSN":["2476-1249"],"issn-type":[{"type":"electronic","value":"2476-1249"}],"subject":[],"published":{"date-parts":[[2020,6,9]]},"assertion":[{"value":"2020-06-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}