{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T03:38:55Z","timestamp":1767843535211,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":49,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,6,29]],"date-time":"2020-06-29T00:00:00Z","timestamp":1593388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Ag\u00e8ncia de Gesti\u00f3 d'Ajuts Universitaris i de Recerca","award":["2017 FI_B 00855"],"award-info":[{"award-number":["2017 FI_B 00855"]}]},{"name":"Ministerio de Econom\u00eda y Competitividad","award":["TIN2015-65316-P"],"award-info":[{"award-number":["TIN2015-65316-P"]}]},{"name":"Ministerio de Econom\u00eda, Industria y Competitividad, Gobierno de Espa\u00f1a","award":["RYC-2016-21104, RYC-2017-23269"],"award-info":[{"award-number":["RYC-2016-21104, RYC-2017-23269"]}]},{"DOI":"10.13039\/501100010552","name":"Generalitat de Catalunya","doi-asserted-by":"publisher","award":["2017-SGR-1414, 2017-SGR-1328"],"award-info":[{"award-number":["2017-SGR-1414, 2017-SGR-1328"]}],"id":[{"id":"10.13039\/501100010552","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100011199","name":"European Research Council","doi-asserted-by":"publisher","award":["GA 321253"],"award-info":[{"award-number":["GA 321253"]}],"id":[{"id":"10.13039\/100011199","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,6,29]]},"DOI":"10.1145\/3392717.3392736","type":"proceedings-article","created":{"date-parts":[[2020,6,29]],"date-time":"2020-06-29T18:49:02Z","timestamp":1593456542000},"page":"1-13","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["RICH"],"prefix":"10.1145","author":[{"given":"Vladimir","family":"Dimi\u0107","sequence":"first","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miquel","family":"Moret\u00f3","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Casas","sequence":"additional","affiliation":[{"name":"Barcelona Supercomputing Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jan","family":"Ciesko","sequence":"additional","affiliation":[{"name":"Sandia National Laboratories"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2020,6,29]]},"reference":[{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161019"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.30"},{"key":"e_1_3_2_1_4_1","unstructured":"ARM 2013. ARM\u00ae Architecture Reference Manual. ARMv8 for the ARMv8-A architecture profile. ARM.  ARM 2013. ARM \u00ae Architecture Reference Manual. ARMv8 for the ARMv8-A architecture profile. ARM."},{"key":"e_1_3_2_1_5_1","unstructured":"ARM 2016. ARM\u00ae Cortex\u00ae-A75 Core. Technical Reference Manual. ARM.  ARM 2016. ARM \u00ae Cortex \u00ae- A75 Core. Technical Reference Manual. ARM."},{"key":"e_1_3_2_1_6_1","unstructured":"ARM 2018. ARM\u00ae Architecture Reference Manual Suplement. The Scalable Vector Extension (SVE) for ARMv8-A. ARM.  ARM 2018. ARM \u00ae Architecture Reference Manual Suplement. The Scalable Vector Extension (SVE) for ARMv8-A. ARM."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3085572"},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the Workshop on Languages and Compilers for Parallel Computing. Springer-Verlag, Berlin\/Heidelberg, 10--1.","author":"Blume Bill","year":"1994","unstructured":"Bill Blume , Rudolf Eigenmann , Keith Faigin , John Grout , Jay Hoeflinger , David Padua , Paul Petersen , Bill Pottenger , Lawrence Rauchwerger , Peng Tu , and Stephen Weatherford . 1994 . Polaris: The Next Generation in Parallelizing Compilers . In Proceedings of the Workshop on Languages and Compilers for Parallel Computing. Springer-Verlag, Berlin\/Heidelberg, 10--1. Bill Blume, Rudolf Eigenmann, Keith Faigin, John Grout, Jay Hoeflinger, David Padua, Paul Petersen, Bill Pottenger, Lawrence Rauchwerger, Peng Tu, and Stephen Weatherford. 1994. Polaris: The Next Generation in Parallelizing Compilers. In Proceedings of the Workshop on Languages and Compilers for Parallel Computing. Springer-Verlag, Berlin\/Heidelberg, 10--1."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2015.7322443"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-45550-1_24"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1048935.1050187"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/3314872.3314884"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2602988.2602993"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-011-0735-9"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953304"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-03859-9_22"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676201"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/582034.582072"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48319-5_12"},{"key":"e_1_3_2_1_22_1","volume-title":"Proceedings of the 15th International Parallel & Distributed Processing Symposium (IPDPS '01)","author":"Han Hwansoo","year":"2001","unstructured":"Hwansoo Han and Chau-Wen Tseng . 2001 . A Comparison of Parallelization Techniques for Irregular Reductions . In Proceedings of the 15th International Parallel & Distributed Processing Symposium (IPDPS '01) . IEEE, USA, 27. Hwansoo Han and Chau-Wen Tseng. 2001. A Comparison of Parallelization Techniques for Irregular Reductions. In Proceedings of the 15th International Parallel & Distributed Processing Symposium (IPDPS '01). IEEE, USA, 27."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/165123.165164"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1017\/S0956796899003500"},{"key":"e_1_3_2_1_25_1","unstructured":"IBM Corporation. 2017. Power ISA Version 3.0 B.  IBM Corporation. 2017. Power ISA Version 3.0 B."},{"key":"e_1_3_2_1_26_1","unstructured":"IBM Corporation. 2018. Power9 Processor User's Manual. version 2.0.  IBM Corporation. 2018. Power9 Processor User's Manual. version 2.0."},{"key":"e_1_3_2_1_27_1","volume-title":"Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual","author":"Intel Corporation 2016.","unstructured":"Intel Corporation 2016. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual . Intel Corporation . Intel Corporation 2016. Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual. Intel Corporation."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807599"},{"key":"e_1_3_2_1_29_1","volume-title":"Technical Report LLNL-TR-641973.","author":"Karlin Ian","unstructured":"Ian Karlin , Jeff Keasler , and Rob Neely . 2013. LULESH 2.0 Updates and Changes. Technical Report LLNL-TR-641973. Lawrence Livermore National Laboratory . 1--9 pages. Ian Karlin, Jeff Keasler, and Rob Neely. 2013. LULESH 2.0 Updates and Changes. Technical Report LLNL-TR-641973. Lawrence Livermore National Laboratory. 1--9 pages."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1993.289660"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1046\/j.1365-246x.1999.00967.x"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/384286.264206"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_34_1","volume-title":"The Livermore Fortran Kernels: A Computer Test of the Numerical Performance Range","author":"McMahon Francis H.","unstructured":"Francis H. McMahon . 1986. The Livermore Fortran Kernels: A Computer Test of the Numerical Performance Range . Technical Report UCRL-53745. Lawrence Livermore National Laboratory, Livermore, CA. Francis H. McMahon. 1986. The Livermore Fortran Kernels: A Computer Test of the Numerical Performance Range. Technical Report UCRL-53745. Lawrence Livermore National Laboratory, Livermore, CA."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358254"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277870"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344526"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086715"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2011.5762718"},{"key":"e_1_3_2_1_41_1","volume-title":"Document Version 2.2","author":"RISC-V","unstructured":"RISC-V Foundation 2017. The RISC-V Instruction Set Manual, Volume I: User-Level ISA , Document Version 2.2 . RISC-V Foundation. Editors Andrew Waterman and Krste Asanovi\u0107 . RISC-V Foundation 2017. The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 2.2. RISC-V Foundation. Editors Andrew Waterman and Krste Asanovi\u0107."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/248209.237144"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785443"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/193209.193217"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056064"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591635.2667180"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783737"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830774"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1302981"}],"event":{"name":"ICS '20: 2020 International Conference on Supercomputing","location":"Barcelona Spain","acronym":"ICS '20","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture"]},"container-title":["Proceedings of the 34th ACM International Conference on Supercomputing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3392717.3392736","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3392717.3392736","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T22:41:15Z","timestamp":1750200075000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3392717.3392736"}},"subtitle":["implementing reductions in the cache hierarchy"],"short-title":[],"issued":{"date-parts":[[2020,6,29]]},"references-count":49,"alternative-id":["10.1145\/3392717.3392736","10.1145\/3392717"],"URL":"https:\/\/doi.org\/10.1145\/3392717.3392736","relation":{},"subject":[],"published":{"date-parts":[[2020,6,29]]},"assertion":[{"value":"2020-06-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}