{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,6]],"date-time":"2026-07-06T18:50:50Z","timestamp":1783363850679,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,1,18]],"date-time":"2021-01-18T00:00:00Z","timestamp":1610928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,1,18]]},"DOI":"10.1145\/3394885.3431418","type":"proceedings-article","created":{"date-parts":[[2021,1,29]],"date-time":"2021-01-29T11:32:48Z","timestamp":1611919968000},"page":"17-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A Fast Yet Accurate Message-level Communication Bus Model for Timing Prediction of SDFGs on MPSoC"],"prefix":"10.1145","author":[{"given":"Hai-Dang","family":"Vu","sequence":"first","affiliation":[{"name":"University of Nantes, IETR UMR CNRS, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S. Le","family":"Nours","sequence":"additional","affiliation":[{"name":"University of Nantes, IETR UMR CNRS, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Pillement","sequence":"additional","affiliation":[{"name":"University of Nantes, IETR UMR CNRS, France"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ralf","family":"Stemmer","sequence":"additional","affiliation":[{"name":"OFFIS e.V., Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kim","family":"Gr\u00fcttner","sequence":"additional","affiliation":[{"name":"OFFIS e.V., Germany"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2021,1,29]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"IEEE Standards Association et al. 2012. IEEE Standard for standard SystemC language reference manual. IEEE Computer Society (2012).  IEEE Standards Association et al. 2012. IEEE Standard for standard SystemC language reference manual. IEEE Computer Society (2012)."},{"key":"e_1_3_2_1_2_1","unstructured":"F. Baccelli G. Cohen G.J. Olsder and J.P. Quadrat. 1992. Synchronization and linearity an algebra for discrete event systems. Wiley & Sons Ltd New York.  F. Baccelli G. Cohen G.J. Olsder and J.P. Quadrat. 1992. Synchronization and linearity an algebra for discrete event systems. Wiley & Sons Ltd New York."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.19"},{"key":"e_1_3_2_1_4_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE). 1--6.","author":"Chen S.","unstructured":"S. Chen , C. Chen , and R. Tsay . 2014. An activity-sensitive contention delay model for highly efficient deterministic full-system simulations. In 2014 Design , Automation Test in Europe Conference Exhibition (DATE). 1--6. S. Chen, C. Chen, and R. Tsay. 2014. An activity-sensitive contention delay model for highly efficient deterministic full-system simulations. In 2014 Design, Automation Test in Europe Conference Exhibition (DATE). 1--6."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2026356"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-017-1315-x"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"e_1_3_2_1_8_1","volume-title":"2012 Eighth International Conference on Semantics, Knowledge and Grids. 217--220","author":"Li B.","unstructured":"B. Li , J. Zhao , J. Wang , and W. Dou . 2012. A Max-Plus Algebra Approach for Network-on-Chip End-to-End Delay Estimation . In 2012 Eighth International Conference on Semantics, Knowledge and Grids. 217--220 . B. Li, J. Zhao, J. Wang, and W. Dou. 2012. A Max-Plus Algebra Approach for Network-on-Chip End-to-End Delay Estimation. In 2012 Eighth International Conference on Semantics, Knowledge and Grids. 217--220."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1012231429554"},{"key":"e_1_3_2_1_10_1","unstructured":"ARM Limited. [n.d.]. AMBA\u00ae AXI\u2122 and ACE\u2122 Protocol Specification. ([n.d.]). AXI3 AXI4 and AXI4-Lite ACE and ACE-Lite.  ARM Limited. [n.d.]. AMBA\u00ae AXI\u2122 and ACE\u2122 Protocol Specification. ([n.d.]). AXI3 AXI4 and AXI4-Lite ACE and ACE-Lite."},{"key":"e_1_3_2_1_11_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE). 1161--1166","author":"Lu K.","unstructured":"K. Lu , D. M\u00fcller-Gritschneder , and U. Schlichtmann . 2013. Analytical timing estimation for temporally decoupled TLMs considering resource conflicts. In 2013 Design , Automation Test in Europe Conference Exhibition (DATE). 1161--1166 . K. Lu, D. M\u00fcller-Gritschneder, and U. Schlichtmann. 2013. Analytical timing estimation for temporally decoupled TLMs considering resource conflicts. In 2013 Design, Automation Test in Europe Conference Exhibition (DATE). 1161--1166."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895757"},{"key":"e_1_3_2_1_13_1","volume-title":"Power and Execution Time Measurement Methodology for SDF Applications on FPGA-based MPSoCs. arXiv preprint arXiv:1701.03709","author":"Schlaak Christof","year":"2017","unstructured":"Christof Schlaak , Maher Fakih , and Ralf Stemmer . 2017. Power and Execution Time Measurement Methodology for SDF Applications on FPGA-based MPSoCs. arXiv preprint arXiv:1701.03709 ( 2017 ). Christof Schlaak, Maher Fakih, and Ralf Stemmer. 2017. Power and Execution Time Measurement Methodology for SDF Applications on FPGA-based MPSoCs. arXiv preprint arXiv:1701.03709 (2017)."},{"key":"e_1_3_2_1_14_1","volume-title":"Wolfgang Nebel, and Sebastien Pillement.","author":"Stemmer Ralf","year":"2019","unstructured":"Ralf Stemmer , Hai-Dang Vu , Kim Gr\u00fcttner , Sebastien Le Nours , Wolfgang Nebel, and Sebastien Pillement. 2019 . Experimental Evaluation of Probabilistic Execution-Time Modeling and Analysis Methods for SDF Applications on MPSoCs. In 2019 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS). Springer , 241--254. Ralf Stemmer, Hai-Dang Vu, Kim Gr\u00fcttner, Sebastien Le Nours, Wolfgang Nebel, and Sebastien Pillement. 2019. Experimental Evaluation of Probabilistic Execution-Time Modeling and Analysis Methods for SDF Applications on MPSoCs. In 2019 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS). Springer, 241--254."}],"event":{"name":"ASPDAC '21: 26th Asia and South Pacific Design Automation Conference","location":"Tokyo Japan","acronym":"ASPDAC '21","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA"]},"container-title":["Proceedings of the 26th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431418","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3394885.3431418","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:32:01Z","timestamp":1750195921000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431418"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,18]]},"references-count":14,"alternative-id":["10.1145\/3394885.3431418","10.1145\/3394885"],"URL":"https:\/\/doi.org\/10.1145\/3394885.3431418","relation":{},"subject":[],"published":{"date-parts":[[2021,1,18]]},"assertion":[{"value":"2021-01-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}