{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:23:22Z","timestamp":1750220602751,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2021,1,18]],"date-time":"2021-01-18T00:00:00Z","timestamp":1610928000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,1,18]]},"DOI":"10.1145\/3394885.3431420","type":"proceedings-article","created":{"date-parts":[[2021,1,29]],"date-time":"2021-01-29T11:32:46Z","timestamp":1611919966000},"page":"210-215","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A Dynamic Link-latency Aware Cache Replacement Policy (DLRP)"],"prefix":"10.1145","author":[{"given":"Yen-Hao","family":"Chen","sequence":"first","affiliation":[{"name":"Department of Computer Science, National Tsing Hua University, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Allen C.-H.","family":"Wu","sequence":"additional","affiliation":[{"name":"Department of Computer Science, National Tsing Hua University, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"TingTing","family":"Hwang","sequence":"additional","affiliation":[{"name":"Department of Computer Science, National Tsing Hua University, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2021,1,29]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"C. Kim D. Burger and S. W. Keckler \"An adaptive non-uniform cache structure for wire-delay dominated on-chip caches \" in Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-X) San Jose California USA October 5-9 2002. (K. Gharachorloo ed.) pp. 211--222 ACM Press 2002.  C. Kim D. Burger and S. W. Keckler \"An adaptive non-uniform cache structure for wire-delay dominated on-chip caches \" in Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-X) San Jose California USA October 5-9 2002. (K. Gharachorloo ed.) pp. 211--222 ACM Press 2002.","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2158249"},{"key":"e_1_3_2_1_3_1","first-page":"1","volume-title":"Wcet analysis of static nuca caches,\" in 2014 IEEE 33rd International Performance Computing and Communications Conference (IPCCC)","author":"Ding Y.","year":"2014"},{"key":"e_1_3_2_1_4_1","first-page":"538","volume-title":"Scaling distributed cache hierarchies through computation and data co-scheduling,\" in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","author":"Beckmann N.","year":"2015"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872363"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2919772"},{"key":"e_1_3_2_1_7_1","first-page":"21","volume-title":"Fpga implementation of a dedicated processor for temperature prediction,\" in 2016 International Conference on Accessibility to Digital World (ICADW)","author":"Boro A.","year":"2016"},{"key":"e_1_3_2_1_8_1","first-page":"60","volume-title":"High performance cache replacement using re-reference interval prediction (RRIP),\" in 37th International Symposium on Computer Architecture (ISCA","author":"Jaleel A.","year":"2010"},{"first-page":"413","volume-title":"MICRO '52","author":"Shi Z.","key":"e_1_3_2_1_9_1"},{"key":"e_1_3_2_1_10_1","first-page":"7","volume-title":"EMDL@MobiSys","author":"Alzantot M.","year":"2017"}],"event":{"name":"ASPDAC '21: 26th Asia and South Pacific Design Automation Conference","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS","IEEE CEDA"],"location":"Tokyo Japan","acronym":"ASPDAC '21"},"container-title":["Proceedings of the 26th Asia and South Pacific Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431420","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3394885.3431420","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T21:32:01Z","timestamp":1750195921000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3394885.3431420"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,1,18]]},"references-count":10,"alternative-id":["10.1145\/3394885.3431420","10.1145\/3394885"],"URL":"https:\/\/doi.org\/10.1145\/3394885.3431420","relation":{},"subject":[],"published":{"date-parts":[[2021,1,18]]},"assertion":[{"value":"2021-01-29","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}